High linearity 23-33 GHz SOI CMOS downconversion double balanced mixer

A highly linear downconversion mixer is demonstrated in a digital 45 nm silicon on insulator (SOI) CMOS process. The mixer downconverts the radio frequency signal from 23–33 GHz to 12 GHz intermediate frequency. By using a multiple gated transistor (MGTR) technique and suppressing the large signals at twice of the LO frequency at the drain nodes of transconductors, the mixer achieves an input referred third-order intercept point (IIP3) of 17 dBm, a conversion power gain of −0.5 dB, and a single side band noise figure of 12.1 dB at the radio frequency of 28 GHz. This is the first CMOS MGTR Gilbert mixer operating near millimetre-wave frequencies and fabricated using SOI MOS transistors with a floating body.

[1]  L. Larson,et al.  Modified derivative superposition method for linearizing FET low-noise amplifiers , 2004, IEEE Transactions on Microwave Theory and Techniques.

[2]  K. O. Kenneth,et al.  W-Band Active Down-Conversion Mixer in Bulk CMOS , 2009, IEEE Microwave and Wireless Components Letters.

[3]  F. Ellinger 26–34 GHz CMOS mixer , 2004 .

[4]  Hyun-Kyu Yu,et al.  A 2GHz 16dBm IIP3 low noise amplifier in 0.25/spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Kwyro Lee,et al.  Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors , 2004, IEEE J. Solid State Circuits.

[6]  K.K. O,et al.  A K-band down-conversion mixer with 1.4-GHz bandwidth in 0.13-/spl mu/m CMOS technology , 2005, IEEE Microwave and Wireless Components Letters.

[7]  Jeng-Han Tsai,et al.  A 25–75 GHz Broadband Gilbert-Cell Mixer Using 90-nm CMOS Technology , 2007, IEEE Microwave and Wireless Components Letters.