Reverse Nested Miller Compensation Using Current Buffers in a Three-Stage LDO

A novel frequency compensation scheme called reverse nested Miller compensation using current buffers (RNMCCB) for three-stage amplifiers is proposed. As opposed to previous reverse nested schemes, our work uses inverting gain stages for both the second and third stages. The outer compensation loop utilizes a current mirror as an inverting current buffer (CB), and the inner loop uses a common-gate amplifier as a CB, creating two left-half-plane (LHP) zeros. We introduce a simple and effective method of placing a resistor in series with a CB for accurate placement of LHP zeros. As a design example of the RNMCCB scheme, we propose a three-stage low dropout voltage regulator (LDO) in a 0.5-¿m CMOS process to supply 1.21 V to a load ranging from 1 ¿A to 100 mA. Our design goals were to simultaneously achieve very high current efficiency and very low transient output voltage variation. As such, we achieved a 99.95% current efficiency and a maximum load transient output voltage variation of ±48 mV with an output capacitor of 100 nF. Experimental results, in good agreement with theoretical analysis, validate the novel RNMCCB frequency compensation scheme.

[1]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[2]  Gaetano Palumbo,et al.  Advances in Reversed Nested Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Ka Nang Leung,et al.  A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.

[4]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[5]  Ke-Horng Chen,et al.  Smooth Pole Tracking Technique by Power MOSFET Array in Low-Dropout Regulators , 2008, IEEE Transactions on Power Electronics.

[6]  Po-Chiun Huang,et al.  A 1.2V Fully Differential Amplifier with Buffered Reverse Nested Miller and Feedforward Compensations , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[7]  Mohammad Yavari,et al.  A novel topology in reversed nested miller compensation using dual-active capacitance , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[8]  E. Sánchez-Sinencio,et al.  Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.

[9]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[10]  Gaetano Palumbo,et al.  Design guidelines for reversed nested Miller compensation in three-stage amplifiers , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[11]  Gaetano Palumbo,et al.  Design methodology and advances in nested-Miller compensation , 2002 .

[12]  P.R. Gray,et al.  MOS operational amplifier design-a tutorial overview , 1982, IEEE Journal of Solid-State Circuits.

[13]  Feng Zhu,et al.  Feedforward reversed nested Miller compensation techniques for three-stage amplifiers , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  G.A. Rincon-Mora,et al.  Active capacitor multiplier in Miller-compensated circuits , 2000, IEEE Journal of Solid-State Circuits.

[15]  W. Sansen,et al.  Transconductance with capacitances feedback compensation for multistage amplifiers , 2005, Proceedings of the 30th European Solid-State Circuits Conference.

[16]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[17]  Davide Marano,et al.  A new advanced RNMC technique with dual-active current and voltage buffers for low-power high-load three-stage amplifiers , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[18]  Mohammad A. Al-Shyoukh,et al.  A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation , 2007, IEEE Journal of Solid-State Circuits.

[19]  Ka Nang Leung,et al.  Nested Miller compensation in low-power CMOS design , 2001 .

[20]  Kae Wong,et al.  A 150mA Low Noise, High PSRR Low-Dropout Linear Regulator in 0.13μm Technology for RF SoC Applications , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[21]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[22]  Stephen H. Lewis,et al.  Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Tsz Yin Man,et al.  A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.