3D Integration-Present and Future

Demand for high speed, high density, small size, and multifunctional electronic devices has driven the development of 3D integration. Both die-to-die-stack and package-on-package 3D integration are in mass production. However, through silicon via (TSV) 3D integration is the future direction. Materials and processes for TSV 3D interconnection are reviewed in this paper. Those include processes for via drilling process, via liner (insulating) material, and via filling material. The materials for thin wafer support, mechanical, and electrical interconnection for TSV devices are also discussed.

[1]  T. Jiang,et al.  Die-attach materials for high-density memory stacked die packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[2]  R. Labie,et al.  Cu-Cu Bonding Alternative to Solder based Micro-Bumping , 2007, 2007 9th Electronics Packaging Technology Conference.

[3]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[4]  Jinseong Kim,et al.  Application of through mold via (TMV) as PoP base package , 2008, 2008 58th Electronic Components and Technology Conference.

[5]  J.-Q. Lu,et al.  Bonding interfaces in wafer-level metal/adhesive bonded 3D integration , 2008, 2008 58th Electronic Components and Technology Conference.

[6]  M. Kimura,et al.  Development of 30 micron pitch bump interconnections for COC-FCBGA , 2006, 56th Electronic Components and Technology Conference 2006.

[7]  X. Baillin,et al.  Through silicon vias technology for CMOS image sensors packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[8]  S. Lee,et al.  3D stacked flip chip packaging with through silicon vias and copper plating or conductive adhesive filling , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..