A 12-b 100MS/s low-power successive approximation register ADC in 65nm COMS
暂无分享,去创建一个
[1] Robert W. Brodersen,et al. A 1 GS/s 6 Bit 6.7 mW Successive Approximation ADC Using Asynchronous Processing , 2010, IEEE Journal of Solid-State Circuits.
[2] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.
[3] Davide Marano,et al. Low-power high-speed rail-to-rail LCD output buffer with dual-path push–pull operation and quiescent current control , 2010 .
[4] Rui Paulo Martins,et al. A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.
[5] Brian P. Ginsburg,et al. An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[6] Eisse Mensink,et al. A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.