Soft-Error Vulnerability of Sub-100-nm Flip-Flops
暂无分享,去创建一个
[1] T. Heijmen,et al. A Comprehensive Study on the Soft-Error Rate of Flip-Flops From 90-nm Production Libraries , 2007, IEEE Transactions on Device and Materials Reliability.
[2] N. Seifert,et al. Timing vulnerability factors of sequentials , 2004, IEEE Transactions on Device and Materials Reliability.
[3] B. Narasimham,et al. Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[4] N. Seifert,et al. Chip-level soft error estimation method , 2005, IEEE Transactions on Device and Materials Reliability.
[5] N. Seifert,et al. Robust system design with built-in soft-error resilience , 2005, Computer.
[6] Leo B. Freeman. Critical charge calculations for a bipolar SRAM array , 1996, IBM J. Res. Dev..