Hierarchical timed abstract state machines for WCET estimation

In this paper, we present an extension of the abstract state machines suited for the modelling of complex processors in the context of system verification. Besides processor simulation, the goal of our model is to provide a base for worst-case execution time estimation, providing abstraction capabilities that enable the scaling of analysis. The main difference between our model and other ASM extensions is that we define time as a mean to enable time accurate runs and hierarchical abstraction levels of components, while staying the closest possible to the original ASM mathematical foundation. The model is also designed to dynamically choose a suited component definition in order to adapt to information precision on data values. The time extension helps modelling non-instantaneous actions, which is essential for real-time systems. Adaptable precision and separation of the analysis from the model of the processor will prove well suited for integration into a worst-case execution time estimation tool.

[1]  Danièle Beauquier,et al.  A first order logic for specification of timed algorithms: basic properties and a decidable class , 2001, Ann. Pure Appl. Log..

[2]  Matthias Anlauff,et al.  XASM - An Extensible, Component-Based ASM Language , 2000, Abstract State Machines.

[3]  Yuri Gurevich,et al.  The Railroad Crossing Problem: An Experiment with Instantaneous Actions and Immediate Reactions , 1995, CSL.

[4]  Bernd Becker,et al.  Automatic Identification of Timing Anomalies for Cycle-Accurate Worst-Case Execution Time Analysis , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[5]  Anatol Slissenko,et al.  Simulation of Timed Abstract State Machines with Predicate Logic Model-Checking , 2008, J. Univers. Comput. Sci..

[6]  Andreas Prinz,et al.  Time in State Machines , 2005, Abstract State Machines.

[7]  Wolfgang Rosenstiel,et al.  An ASM based systemC simulation semantics , 2003 .

[8]  Raimund Kirner,et al.  Principles of timing anomalies in superscalar processors , 2005, Fifth International Conference on Quality Software (QSIC'05).

[9]  David Van Campenhout,et al.  Specification and verification of pipelining in the ARM2 RISC microprocessor , 1998, TODE.

[10]  Thilo S. Gaul,et al.  An Abstract State Machine specification of the DEC-Alpha Processor Family , 1995 .

[11]  Kristina Lundqvist,et al.  The Timed Abstract State Machine Language: Abstract State Machines for Real-Time System Engineering , 2008, J. Univers. Comput. Sci..

[12]  Egon Börger,et al.  Abstract State Machines. A Method for High-Level System Design and Analysis , 2003 .

[13]  Bruno Monsuez,et al.  Computing worst case execution time (WCET) by Symbolically Executing a time-accurate Hardware Model , 2009 .

[14]  Per Stenström,et al.  Timing anomalies in dynamically scheduled microprocessors , 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054).

[15]  Gerhard Goos,et al.  Verifying Compilers and ASMs , 2000, Abstract State Machines.