A bitstream readback-based automatic functional test and diagnosis method for Xilinx FPGAs

Abstract In this paper, a novel bitstream readback-based test and diagnosis method including a bitstream parsing algorithm as well as a corresponding bitstream readback-based fault and diagnosis algorithm for Xilinx FPGAs is presented. The proposed method can be applied to both configurable logic block (CLB) and interconnect resource (IR) test. Further, the algorithm is suitable for all Virtex and Spartan series FPGAs. The issues such as fault coverage, diagnostic resolution, I/O numbers, as well as configuration numbers not addressed well by some previous works can be solved or partly relieved. The proposed method is evaluated by testing several Xilinx series FPGAs, and experimental results are provided.

[1]  Li Chen,et al.  SEU readback interval strategy of SRAM-based FPGA for space application , 2011, 2011 IEEE International Conference on Computer Science and Automation Engineering.

[2]  Jia Yao,et al.  System-level Built-In Self-Test of global routing resources in Virtex-4 FPGAs , 2009, 2009 41st Southeastern Symposium on System Theory.

[3]  Peter Y. K. Cheung,et al.  Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs , 2005, FPGA '05.

[4]  Charles E. Stroud,et al.  Online BIST and BIST-based diagnosis of FPGA logic blocks , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Charles E. Stroud,et al.  Built-In Self-Test of configurable logic blocks in Virtex-5 FPGAs , 2009, 2009 41st Southeastern Symposium on System Theory.

[6]  Xiaoling Sun,et al.  A unified global and local interconnect test scheme for Xilinx XC4000 FPGAs , 2004, IEEE Transactions on Instrumentation and Measurement.

[7]  Jean-Baptiste Note,et al.  From the bitstream to the netlist , 2008, FPGA '08.

[8]  Shantanu Dutt,et al.  Built-in-Self-Test of FPGAs With Provable Diagnosabilities and High Diagnostic Coverage With Application to Online Testing , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Shahin Toutounchi,et al.  FPGA test and coverage , 2002, Proceedings. International Test Conference.

[10]  Wai Chong Chia,et al.  An automated approach for locating multiple faulty LUTs in an FPGA , 2008, Microelectron. Reliab..

[11]  Charles E. Stroud,et al.  BIST-based test and diagnosis of FPGA logic blocks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Xiao Han,et al.  A Built-In Self-Test (BIST) system with non-intrusive TPG and ORA for FPGA test and diagnosis , 2013, Microelectron. Reliab..

[13]  Jürgen Becker,et al.  Exploitation of the External JTAG Interface for Internally Controlled Configuration Readback and Self-Reconfiguration of Spartan 3 FPGAs , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[14]  Mehdi Baradaran Tahoori,et al.  Application-independent testing of FPGA interconnects , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Haider A. F. Almurib,et al.  Fine grain faults diagnosis of FPGA interconnect , 2013, Microprocess. Microsystems.

[16]  Chun-Lung Hsu,et al.  Built-in Self-Test Design for Fault Detection and Fault Diagnosis in SRAM-Based FPGA , 2009, IEEE Transactions on Instrumentation and Measurement.