This article describes the design procedure towards a robust digital inverter that is intended to be fabricated on InAlN/GaN material heterostructure. Heterojunction field effect transistors (HFETs), regardless the material used, exhibit exceptional power delivery at high frequencies and also outstanding capability to withstand the operation in a very harsh environment. These properties make HFET transistors an excellent candidate for the future electronic applications. Effective utilization of such excellent properties requires monolithic integration of E-mode and D-mode transistors on a single die. However, the fabrication process of the heterostructures themselves and HFET transistors are not that mature and reliable as it is in the case of other materials used in microelectronics. In this paper, we describe the design of a basic logic circuit using both E-mode and D-mode HFETs as well as design of the output buffer. Due to immaturity of the technological process and physical constraints, the properties of depletion load based inverters and various output buffers are investigated in details with regard to the robustness.
[1]
D. McLaughlin,et al.
GaN HFET digital circuit technology for harsh environments
,
2003
.
[2]
Adele E. Schmitz,et al.
GaN enhancement/depletion-mode FET logic for mixed signal applications
,
2005
.
[3]
Toshiaki Masuhara,et al.
A high-performance N-channel MOS-LSI using depletion-type load elements
,
1971
.
[4]
V. Palankovski,et al.
Schottky-barrier normally off GaN/InAlN/AlN/GaN HEMT with selectively etched access region
,
2013,
IEEE Electron Device Letters.
[5]
A. Schmitz,et al.
High-Speed 501-Stage DCFL GaN Ring Oscillator Circuits
,
2013,
IEEE Electron Device Letters.
[6]
James M. Calvin.
Average performance of Monte Carlo and quasi-Monte Carlo methods for global optimization
,
1994,
Proceedings of Winter Simulation Conference.
[7]
H. Zirath,et al.
A new empirical nonlinear model for HEMT and MESFET devices
,
1992
.