A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays

This paper introduces a new design approach that combines logic and layout synthesis for Cellular-Architecture (CA) FPGAs. The comprehensive design method starts from a Boolean function, specified as SOP or ESOP, and produces a rectangularly-shaped multi-level structure of (mostly) locally connected cells. This two-dimensional array of logic cells is well suited for CA-type FPGA realization. Two stages: restricted factorization and technology folding are discussed in more details. The architecture constraints and the implementation are presented for ATMEL6000 series architecture.

[1]  Marek A. Perkowski,et al.  Minimization of exclusive sum-of-products expressions for multiple-valued input, incompletely specified functions , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Shuo Huang,et al.  Improved gate matrix layout , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Gabriele Saucier,et al.  Lexicographical expressions of Boolean functions with application to multilevel synthesis , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Yu Hen Hu,et al.  GM Plan: a gate matrix layout algorithm based on artificial intelligence planning techniques , 1990, IEEE International Symposium on Circuits and Systems,.

[5]  Karuna K. Maitra,et al.  Cascaded Switching Networks of Two-Input Flexible Cells , 1962, IRE Trans. Electron. Comput..

[6]  Marek A. Perkowski,et al.  EXORCISM-MV-2: minimization of exclusive sum of products expressions for multiple-valued input incompletely specified functions , 1993, [1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic.

[7]  伊吹 公夫.  Cascaded Switching Networks of Two-Input Flexible Cells , 1962 .

[8]  A. Mukhopadhyay.  Unate Cellular Logic , 1969, IEEE Transactions on Computers.

[9]  Yu Hen Hu,et al.  GM Plan: a gate matrix layout algorithm based on artificial intelligence planning techniques , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Marek A. Perkowski,et al.  Minimization of Permuted Reed-Muller Trees for Cellular Logic , 1992, FPL.

[11]  Wolfgang Rosenstiel,et al.  Multilevel logic synthesis based on functional decision diagrams , 1992, [1992] Proceedings The European Conference on Design Automation.