C26. An Integrated Power-efficient Mapping and Routing Technique for Mesh-based Networks-on-Chip

As technology moves towards multi-core system-on-chips (SoCs), networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. One of the most trade-off aspects in the design of NoCs is the improvement of the network performance, in terms of throughput and latency, while minimizing power consumption. This paper proposes an integrated power-efficient mapping and routing technique for mesh-based Networks-on-Chip. This technique combines an oblivious, path-diverse, minimal routing algorithm with a mapping approach that achieves the lowest power consumption in terms of the communication traffic on the global interconnection links. The robustness and reliability of the proposed technique is verified in the context of four different video processing applications: MPEG4, VOPD, MWD, and PIP. The experimental results show that the proposed integrated technique significantly improves network performance and power consumption.

[1]  J. Gross,et al.  Graph Theory and Its Applications , 1998 .

[2]  Erik B. van der Tol,et al.  Mapping of MPEG-4 decoding on a flexible architecture platform , 2001, IS&T/SPIE Electronic Imaging.

[3]  R. Marculescu,et al.  Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[5]  Srinivas Devadas,et al.  Path-based, Randomized, Oblivious, Minimal routing , 2009, 2009 2nd International Workshop on Network on Chip Architectures.

[6]  Medhat Awadalla,et al.  Network-on-Chip: Power Optimization Architecture Mapping based on Global Interconnection Links , 2011 .

[7]  S. Martel,et al.  System Design of an Integrated Measurement Electronic Subsystem for Bacteria Detection Using an Electrode Array and MC-1 Magnetotactic Bacteria , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[8]  Suleyman Tosun.  New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs , 2011, J. Syst. Archit..

[9]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[10]  Peter H. N. de With,et al.  Chip-set for video display of multimedia information , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).

[11]  Ahmad Khademzadeh,et al.  Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip , 2009, IEICE Electron. Express.

[12]  G. Edward Suh,et al.  Application-aware deadlock-free oblivious routing , 2009, ISCA '09.

[13]  Fernando Moraes,et al.  Evaluation of Routing Algorithms on Mesh Based NoCs , 2004 .

[14]  José Duato,et al.  A Communication-Driven Routing Technique for Application-Specific NoCs , 2010, International Journal of Parallel Programming.

[15]  Haytham Elmiligi,et al.  Power optimization for application-specific networks-on-chips: A topology-based approach , 2009, Microprocess. Microsystems.

[16]  Ozcan Ozturk,et al.  An ILP formulation for application mapping onto Network-on-Chips , 2009, 2009 International Conference on Application of Information and Communication Technologies.

[17]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[18]  Raymond Greenlaw,et al.  Graph Theory: Modeling, Applications, and Algorithms , 2006 .

[19]  Sameh A. Salem,et al.  PPNOCS: Performance and Power Network on Chip Simulator based on SystemC , 2011 .

[20]  L. Carro,et al.  Time and energy efficient mapping of embedded applications onto NoCs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[21]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[22]  Russell Tessier,et al.  ASOC: a scalable, single-chip communications architecture , 2000, Proceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622).

[23]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[24]  Sameh A. Salem,et al.  A Power Efficient, Oblivious, Path-Diverse, Minimal Routing for Mesh-based Networks-on-Chip , 2012 .

[25]  Partha Pratim Pande,et al.  Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[26]  Vincenzo Catania,et al.  Mapping Cores on Network-on-Chip , 2005 .

[27]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[28]  Krishnan Srinivasan,et al.  A technique for low energy mapping and routing in network-on-chip architectures , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[29]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.