EMC-aware design on a microcontroller for automotive applications

In modern digital ICs, the increasing demand for performance and throughput requires operating frequencies of hundreds of megahertz, and in several cases exceeding the gigahertz range. Following the technology scaling trends, this request will continue to rise, thus increasing the electromagnetic interference (EMI) generated by electronic systems. The enforcement of strict governmental regulations and international standards, mainly (but not only) in the automotive domain, are driving new efforts towards design solutions for electromagnetic compatibility (EMC). Hence, EMC/EMI is rapidly becoming a major concern for high-speed circuit and package designers. The on-chip power rail noise is one of the most detrimental sources of electromagnetic (EM) conducted emissions, since it propagates to the board through the power and ground I/O pads. In this work we investigate the impact of power rail noise on EMI, and we show that by limiting this noise source it is possible to drastically reduce the conducted emissions. Furthermore, we present a transistor-level lumped-element simulation model of the system power distribution network (PDN) that allows chip, package, and board designers to asses the power integrity and predict the conducted emissions at critical chip I/O pads. The experimental results obtained on an industrial microcontroller for automotive applications demonstrate the effectiveness of our approach.

[1]  P.S. Crovetti,et al.  A Linear Voltage Regulator Model for EMC Analysis , 2007, IEEE Transactions on Power Electronics.

[2]  R. Boudreau.  Foreword contributions from the 50th electronic components and technology conference , 2001 .

[3]  P. Larsson.  Resonance and damping in CMOS circuits with on-chip decoupling capacitance , 1998 .

[4]  Sudhakar Bobba,et al.  IC power distribution challenges , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[5]  Davide Pandini,et al.  Clock Distribution Techniques for Low-EMI Design , 2007, PATMOS.

[6]  Timm Ostermann.  Influence of the power supply on the radiated electromagnetic emission of integrated circuits , 2004, Microelectron. J..

[7]  J. L. Norman Violette,et al.  An Introduction to Electromagnetic Compatibility , 1987 .

[8]  Sanjay Pant,et al.  Power Grid Physics and Implications for CAD , 2007, IEEE Design & Test of Computers.

[9]  Soo-Hyung Kim,et al.  Effects of on-chip and off-chip decoupling capacitors on electromagnetic radiated emission , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[10]  J.R. Vazquez,et al.  Modelling the dynamic response of on-chip decoupling capacitors , 2004, Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects.

[11]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[12]  Oh-Kyong Kwon,et al.  An analytical model of simultaneous switching noise in CMOS systems , 2000 .

[13]  Nanju Na,et al.  The effects of on-chip and package decoupling capacitors and an efficient ASIC decoupling methodology , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[14]  Eby G. Friedman,et al.  Simultaneous switching noise in on-chip CMOS power distribution networks , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Davide Pandini,et al.  Spectral Analysis of the On-Chip Waveforms to Generate Guidelines for EMC-Aware Design , 2006, PATMOS.