Pulse stream VLSI neural networks

EPSILON, a large, working, VLSI device, demonstrates pulse stream methods in the wider context of analog neural networks. EPSILON uses dynamic weight storage techniques, but a nonvolatile alternative is desirable. To that end, we have developed an amorphous silicon memory, which we present in experiments incorporating the device in a modest pulse stream neural chip. We have also developed a target-based training algorithm, which we demonstrate in a prototype learning device using a realistic problem. Finally, we explore system-level problems in experiments with a second version of EPSILON in a small, autonomous robot.<<ETX>>

[1]  Dan Hammerstrom.  A Highly Parallel Digital Architecture for Neural Network Emulation , 1991 .

[2]  Alan F. Murray,et al.  Asynchronous arithmetic for VLSI neural systems , 1987 .

[3]  Alan F. Murray,et al.  Synaptic weight noise during multilayer perceptron training: fault tolerance and training improvements , 1993, IEEE Trans. Neural Networks.

[4]  Alan F. Murray,et al.  Pulse-Firing Neural Chips for Hundreds of Neurons , 1989, NIPS.

[5]  Alan F. Murray.  Multilayer Perceptron Learning Optimized for On-Chip Implementation: A Noise-Robust System , 1992, Neural Computation.

[6]  Ulrich Nehmzow,et al.  Experiments in Competence Acquisition for Autonomous Mobile Robots , 1992 .

[7]  Torsten Lehmann.  A Hardware Efficient Cascadable Chip Set For Ann'S With On-Chip Backpropagation , 1993, Int. J. Neural Syst..

[8]  A. E. Owen,et al.  Amorphous silicon analogue memory devices , 1989 .

[9]  Andreas G. Andreou,et al.  Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.

[10]  G. Bogason.  Generation of a neuron transfer function and its derivatives , 1993 .

[11]  Alan F. Murray,et al.  Pulse-stream VLSI neural networks mixing analog and digital techniques , 1991, IEEE Trans. Neural Networks.

[12]  P. Denyer,et al.  Most transconductance multipliers for array applications , 1981 .

[13]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.

[14]  Alan F. Murray,et al.  Application of Analogue Amorphous Silicon Memory Devices to Resistive Synapses for Neural Networks , 1992 .