Pulsed wave interconnect

Pulsed wave interconnect is proposed for global interconnect applications. Signals are represented by localized wave-packets that propagate along the interconnect lines at the local speed of light to trigger the receivers. Energy consumption is reduced through charging up only part of the interconnect lines and using the voltage doubling property of the receiver gate capacitances. In a 0.18-/spl mu/m CMOS technology case study, SPICE simulations show that pulsed wave interconnect can save up to 50% of energy and /spl sim/30% of chip area in comparison with the repeater insertion method. A proposed signal splitting structure provides reasonable isolations between different receivers. Measured S-parameters of 3.8-mm interconnect lines fabricated through CMOS foundry showed that the distortion and attenuation of a pico second signal are much less serious than the theoretical predictions. Pulsed wave interconnect also enables time division application of a single line to boost its bit rate capacity. The use of nonlinear transmission lines (NLTL) is also proposed to overcome pulse broadening and attenuation caused by dispersion and frequency-dependent losses. Pulsed waves on an NLTL may be generated, transmitted, split and detected with components realizable in bulk and SOI CMOS technologies. Tapered NLTL can be used for pulse compression. NLTL edge sharpening abilities may be applicable for signal rise time control.

[1]  Hyunchol Shin,et al.  RF-interconnect for future inter- and intra-ULSI communications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  Xiaohong Jiang,et al.  Optimization of wafer scale H-tree clock distribution network based on a new statistical skew model , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[3]  Makoto Tsutsumi,et al.  Magnetostatic-wave envelope soliton in microstrip line using YIG-film substrate , 2000 .

[4]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[5]  Duo Sheng,et al.  Design of a 3-V 300-MHz low-power 8-b/spl times/8-b pipelined multiplier using pulse-triggered TSPC flip-flops , 2000, IEEE Journal of Solid-State Circuits.

[6]  Alain J. Martin,et al.  Asynchronous Pulse Logic , 2002 .

[7]  Mrt Tan,et al.  7* electrical pulse compression on an inhomogeneous nonlinear transmission line , 1988 .

[8]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Edward J. Nowak,et al.  High-performance sub-0.08 /spl mu/m CMOS with dual gate oxide and 9.7 ps inverter delay , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[10]  Edwin C. Kan,et al.  Permalloy loaded transmission line for high-speed interconnects , 2003, Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695).

[11]  Keith W. Goossen,et al.  Modeling of picosecond pulse propagation in microstrip interconnections of integrated circuits , 1989 .

[12]  Michel Remoissenet,et al.  Waves Called Solitons: Concepts and Experiments , 1996 .

[13]  Wayne Burleson,et al.  A practical approach to DSM repeater insertion: satisfying delay constraints while minimizing area and power , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[14]  R. J. Hwu,et al.  Theoretical analysis and FDTD simulation of GaAs nonlinear transmission lines , 1999 .

[15]  Stephen H. Hall,et al.  High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices , 2000 .

[16]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[17]  Stephen A. Maas,et al.  Nonlinear microwave circuits , 1988 .

[18]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[19]  Mark Horowitz,et al.  High-speed electrical signaling: overview and limitations , 1998, IEEE Micro.

[20]  Ramachandra Achar,et al.  Simulation of high-speed interconnects , 2001, Proc. IEEE.

[21]  S.S. Wong,et al.  50-GHz Interconnect Design in Standard Silicon Technology , 1998, 51st ARFTG Conference Digest.

[22]  James D. Meindl,et al.  Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions , 2000 .

[23]  Nasser A. Kurd,et al.  A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.

[24]  David A. B. Miller,et al.  Limit to the Bit-Rate Capacity of Electrical Interconnects from the Aspect Ratio of the System Architecture , 1997, J. Parallel Distributed Comput..

[25]  Constantine A. Balanis,et al.  Dispersion of Transient Signals in Microstrip Transmission Lines , 1986, 1986 IEEE MTT-S International Microwave Symposium Digest.

[26]  Eby G. Friedman,et al.  Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.

[27]  J.A. Davis,et al.  Interconnecting device opportunities for gigascale integration (GSI) , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[28]  Chun-Lin Liao,et al.  Transient propagation in lossy coplanar waveguides , 1996 .

[29]  M. Rodwell,et al.  Active and nonlinear wave propagation devices in ultrafast electronics and optoelectronics , 1994, Proc. IEEE.

[30]  Krishna C. Saraswat,et al.  Scaling trends for the on chip power dissipation , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[31]  A. Trasser,et al.  Efficient transient compression using an all-silicon nonlinear transmission line , 1998 .

[32]  Toshitsugu Sakamoto,et al.  A 2.5-GHz four-phase clock generator with scalable no-feedback-loop architecture , 2001 .

[33]  Y. Qian,et al.  Modal dispersion control and distortion suppression of picosecond pulses in suspended coplanar waveguides , 1992 .

[34]  D. Salameh,et al.  Study of the relation between doping profile and diode CV characteristics , 1999 .

[35]  R. J. Baker,et al.  Design and layout of Schottky diodes in a standard CMOS process , 2001, 2001 International Semiconductor Device Research Symposium. Symposium Proceedings (Cat. No.01EX497).

[36]  S. Lipa,et al.  Rotary traveling-wave oscillator arrays: a new clock technology , 2001 .

[37]  John Lillis,et al.  Interconnect Analysis and Synthesis , 1999 .

[38]  M. J. Deen,et al.  A general noise and S-parameter deembedding procedure for on-wafer high-frequency noise measurements of MOSFETs , 2001 .

[39]  Zhiheng Chen,et al.  A three-terminal SOI gated varactor for RF applications , 2001 .

[40]  E. Kan,et al.  High-speed interconnects with underlayer orthogonal metal grids , 2004, IEEE Transactions on Advanced Packaging.

[41]  Vojin G. Oklobdzija,et al.  Timing characterization of dual-edge triggered flip-flops , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[42]  D.A.B. Miller,et al.  Rationale and challenges for optical interconnects to electronic chips , 2000, Proceedings of the IEEE.

[43]  Vwani P. Roychowdhury,et al.  RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.

[44]  Paul W. Coteus,et al.  Frequency-dependent losses on high-performance interconnections , 2001 .

[45]  R. Schaller,et al.  Technological innovation in the semiconductor industry: A case study of the International Technology Roadmap for Semiconductors (ITRS) , 2001, PICMET '01. Portland International Conference on Management of Engineering and Technology. Proceedings Vol.1: Book of Summaries (IEEE Cat. No.01CH37199).

[46]  E. Baccarelli,et al.  A novel approach to in-band interference mitigation in ultra wideband radio systems , 2002, 2002 IEEE Conference on Ultra Wideband Systems and Technologies (IEEE Cat. No.02EX580).

[47]  E. Weber,et al.  Linear transient analysis , 1954 .

[48]  G. Ponchak,et al.  Miniaturized Wilkinson power dividers utilizing capacitive loading , 2002, IEEE Microwave and Wireless Components Letters.

[49]  Kai Chang,et al.  RF and Microwave Circuit and Component Design for Wireless Systems , 2002 .

[50]  Yehea Ismail,et al.  Optimum repeater insertion based on a CMOS delay model for on-chip RLC interconnect , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[51]  James D. Meindl,et al.  Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .

[52]  Yehea I. Ismail,et al.  Exploiting the on-chip inductance in high-speed clock distribution networks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[53]  Charles J. Alpert,et al.  Buffer insertion for noise and delay optimization , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[54]  Philippe Ferrari,et al.  Comparison of FDTD and SPICE simulations for lossy and dispersive nonlinear transmission lines , 2000 .