A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation

At present, the Viterbi algorithm (VA) is widely used in communication systems for decoding and equalization. The achievable speed of conventional Viterbi decoders (VD's) is limited by the inherent nonlinear add-compare-select (ACS) recursion. The aim of this paper is to describe system design and VLSI implementation of a complex system of fabricated ASIC's for high speed Viterbi decoding using the "minimized method" (MM) parallelized VA. We particularly emphasize the interaction between system design, architecture and VLSI implementation as well as system partitioning issues and the resulting requirements for the system design flow. Our design objectives were 1) to achieve the same decoding performance as a conventional VD using the parallelized algorithm, 2) to achieve a speed of more than 1 Gb/s, and 3) to realize a system for this task using a single cascadable ASIC. With a minimum system configuration of four identical ASIC's produced by using 1.0 /spl mu/ CMOS technology, the design objective of a decoding speed of 1.2 Gb/s is achieved. This means, compared to previous implementations of Viterbi decoders, the speed is increased by an order of magnitude.

[1]  H. Meyr,et al.  High-speed parallel Viterbi decoding: algorithm and VLSI-architecture , 1991, IEEE Communications Magazine.

[2]  Gerhard Fettweis,et al.  Feedforward architectures for parallel viterbi decoding , 1991, J. VLSI Signal Process..

[3]  Paul H. Siegel,et al.  Exact bounds for Viterbi detector path metric differences , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[4]  H. Meyr,et al.  Scalable architectures for high speed channel decoding , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[5]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[6]  Tadashi Fujino,et al.  A 120 Mbit/s Coded 8PSK Modem With Soft-Decision Viterbi Decoder , 1986, ICC.

[7]  H. Meyr,et al.  Map channel decoding: Algorithm and VLSI architecture , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[8]  J. Bibb Cain,et al.  Error-Correction Coding for Digital Communications , 1981 .

[9]  R. J. F. Fang,et al.  A coded 8-PSK system for 140 Mb/s information rate transmission over 80 MHz non-linear transponders† , 1986 .

[10]  Peter Zepter,et al.  Generating synchronous timed descriptions of digital receivers from dynamic data flow system level configuration , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[11]  Gerhard Fettweis,et al.  Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck , 1989, IEEE Trans. Commun..

[12]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition , 1989, IEEE Trans. Acoust. Speech Signal Process..

[13]  Paul H. Siegel,et al.  VLSI architectures for metric normalization in the Viterbi algorithm , 1990, IEEE International Conference on Communications, Including Supercomm Technical Sessions.

[14]  Ivan M. Onyszchuk.  Truncation length for Viterbi decoding , 1991, IEEE Trans. Commun..

[15]  Gerhard Fettweis,et al.  High-Rate Viterbi Processor: A Systolic Array Solution , 1990, IEEE J. Sel. Areas Commun..

[16]  H. Meyr,et al.  Systematic design optimization of a competitive soft-concatenated decoding system , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[17]  Andrew J. Viterbi,et al.  Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.

[18]  R. Kerr,et al.  A 25 MHz Viterbi FEC codec , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[19]  Shuji Kubota,et al.  Ultra-high-speed and universal-coding-rate Viterbi decoder VLSIC-SNUFEC VLSI , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[20]  Heinrich Meyr,et al.  ADEN: an environment for digital receiver ASIC design , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[21]  V.W.S. Chan,et al.  Principles of Digital Communication and Coding , 1979 .

[22]  Gerhard Fettweis,et al.  Cascaded feedforward architectures for parallel Viterbi decoding , 1990, IEEE International Symposium on Circuits and Systems.

[23]  J. Heller,et al.  Viterbi Decoding for Satellite and Space Communication , 1971 .