A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops

This paper compares four previously published static dual-edge-triggered flip-flops (DETFFs) with a proposed design for their performance, power dissipation, and low-voltage low-power applications. For each DETFF, the optimal delay, power consumption, and power-delay product are determined as the primary figures of merit. The proposed design is shown to have the least energy at low voltages.

[1]  J. Yuan,et al.  Double-edge-triggered D-flip-flops for high-speed CMOS circuits , 1991 .

[2]  Ettore Napoli,et al.  Low power double edge-triggered flip-flop using one latch , 1999 .

[3]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[4]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[5]  Massoud Pedram,et al.  A new design of double edge triggered flip-flops , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[6]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[7]  Razak Hossain,et al.  Low power design using double edge triggered flip-flops , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[8]  A. Gago,et al.  Reduced implementation of D-type DET flip-flops , 1993 .

[9]  A. Guyot,et al.  Performance / Complexity Space Exploration : Bulk vs . SOI , 1998 .

[10]  Stephen H. Unger,et al.  Double-Edge-Triggered Flip-Flops , 1981, IEEE Transactions on Computers.

[11]  Milos D. Ercegovac,et al.  A novel CMOS implementation of double-edge-triggered flip-flops , 1990 .

[12]  Manish Gupta,et al.  Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors , 2000, IEEE Micro.

[13]  Manoj Sachdev,et al.  Low power, testable dual edge triggered flip-flops , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[14]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .