An integrated variable positive/negative temperature coefficient read reference generator for MLC PCM/NAND Hybrid 3D SSD
暂无分享,去创建一个
[1] K. Sakui,et al. A CMOS bandgap reference circuit with sub-1-V operation , 1999 .
[2] Ken Takeuchi,et al. 4-times faster rising VPASS (10V), 15% lower power VPGM (20V), wide output voltage range voltage generator system for 4-times faster 3D-integrated solid-state drives , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[3] Yo-Hwan Koh,et al. A 32-Gb MLC NAND Flash Memory With Vth Endurance Enhancing Schemes in 32 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.
[4] Yo-Hwan Koh,et al. A 32Gb MLC NAND-flash memory with Vth-endurance-enhancing schemes in 32nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[5] Hitoshi Shiga,et al. A CMOS band-gap reference circuit with sub 1 V operation , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[6] Qi Wang,et al. A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth , 2012, 2012 IEEE International Solid-State Circuits Conference.
[7] Guido Torelli,et al. Temperature dependence of the programmed states in GST-based multilevel phase-change memories , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.