Algorithms for automatic test-pattern generation

Three well-known algorithms for the automatic test pattern generation (ATPG) for digital circuits are the D algorithm, Podem, and Fan. The author introduces the concept of test generation and analyzes the way each algorithm uses search and backtracking techniques to sensitize a fault and propagate it to an observable point. The heuristics used to guide ATPG search and the notation used to represent circuit values are examined.<<ETX>>

[1]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[2]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[3]  Prabhakar Goel,et al.  PODEM-X: An Automatic Test Generation System for VLSI Logic Structures , 1981, 18th Design Automation Conference.

[4]  P. R. Schneider,et al.  On the necessity to examine D-chains in diagnostic test generation-an example , 1967 .

[5]  Douglas B. Armstrong,et al.  On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets , 1966, IEEE Trans. Electron. Comput..

[6]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[7]  Hideo Fujiwara,et al.  Logic Testing and Design for Testability , 1985 .

[8]  Duane G. Leet,et al.  Testing CMOS VLSI: Tools, Concepts, and Experimental Results , 1985, ITC.

[9]  T.W. Williams.  Design of testable logic circuits , 1986, Proceedings of the IEEE.

[10]  D. C. King.  Diagnosis and reliable design of digital systems , 1977 .

[11]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[12]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[13]  Erwin Trischler.  ATWIG, An Automatic Test Pattern Generator with Inherent Guidance , 1984, ITC.

[14]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[15]  Shigehiro Funatsu,et al.  An Automatic Test-Generation System for Large Digital Circuits , 1985, IEEE Design & Test of Computers.