Development in Verification of Design Correctness

This paper reviews recent developments in the verification of digital systems designs. The emphasis is on proof of functional correctness. Some of the techniques reviewed are symbolic simulation (including parallel simulation of HDL descriptions), dataflow verfication by grammar construction, comparison of manually generated design with automated design, and functional abstraction.

[1]  Daniel P. Siewiorek,et al.  The CMU RT-CAD system: an innovative approach to computer aided design , 1976, AFIPS '76.

[2]  J. Paul Roth.  Hardware Verification , 1977, IEEE Transactions on Computers.

[3]  Sany M. Leinwand,et al.  Design Verification Based on Functional Abstraction , 1979, 16th Design Automation Conference.

[4]  Henry S. Baird.  Fast algorithms for LSI artwork analysis , 1977, DAC '77.

[5]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[6]  Gerald Estrin,et al.  A methodology for the design of digital systems-Supported by SARA at the age of one , 1899, AFIPS National Computer Conference.

[7]  Fumihiro Maruyama,et al.  Design and Verification of Large-Scale Computers by Using DDL , 1979, 16th Design Automation Conference.

[8]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[9]  Gerald Estrin,et al.  SARA aided design of software for concurrent systems , 1978, AFIPS National Computer Conference.

[10]  Gerald Goertzel,et al.  Designing with LCD: language for computer design , 1977, DAC '77.

[11]  Daniel Brand,et al.  Microprogram verification considered necessary , 1978, AFIPS National Computer Conference.

[12]  Lawrence C. Widdoes,et al.  SCALD: Structured Computer-Aided Logic Design , 1978, 15th Design Automation Conference.

[13]  J.A. Darringer.  The Application of Program Verification to Hardware Verification , 1979, 16th Design Automation Conference.

[14]  Daniel Brand,et al.  Symbolic Simulation for Correct Machine Design , 1979, 16th Design Automation Conference.

[15]  T.M. McWilliams.  Verification of Timing Constraints on Large Digital Systems , 1980, 17th Design Automation Conference.

[16]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .