A PLA based asynchronous micropipelining approach for subthreshold circuit design

Power consumption is a dominant issue in contemporary circuit design. Sub-threshold circuit design is an appealing means to dramatically reduce this power consumption. However, sub-threshold designs suffer from the drawback of being significantly slower than traditional designs. To reduce the speed gap between sub-threshold and traditional designs, we propose a sub-threshold circuit design approach based on asynchronous micropipelining of a levelized network of PLAs. We describe the handshaking protocol, circuit design and logic synthesis issues in this context. Our preliminary results demonstrate that by using our approach, a design can be sped up by about 7times, with an area penalty of 47%. Further, our approach yields an energy improvement of about 4times, compared to a traditional network of PLA design. Our approach is quite general, and can be applied to traditional circuits as well

[1]  Anantha Chandrakasan,et al.  Optimal supply and threshold scaling for subthreshold CMOS circuits , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[2]  B. M. Gordon,et al.  Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.

[3]  Robert K. Brayton,et al.  PLA-based regular structures and their synthesis , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[5]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[6]  Kaushik Roy,et al.  Digital CMOS logic operation in the sub-threshold region , 2000, ACM Great Lakes Symposium on VLSI.

[7]  C. H. Lim,et al.  Design of VLSI CMOS circuits under thermal constraint , 2002 .

[8]  Man Lung Mui,et al.  Power supply optimization in sub-130 nm leakage dominant technologies , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[9]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Sunil P. Khatri,et al.  A variation-tolerant sub-threshold design approach , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[11]  A.A. Abidi,et al.  Power-conscious design of wireless circuits and systems , 2000, Proceedings of the IEEE.

[12]  Robert K. Brayton,et al.  Whirlpool PLAs: a regular logic structure and their synthesis , 2002, ICCAD 2002.

[13]  Kaushik Roy,et al.  An 8×8 sub-threshold digital CMOS carry save array multiplier , 2001 .

[14]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999 .

[15]  Robert K. Brayton,et al.  River PLAs: a regular circuit structure , 2002, DAC '02.

[16]  Jinwoo Park,et al.  An implementation of wireless sensor network , 2004, IEEE Trans. Consumer Electron..

[17]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[18]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[19]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[20]  Robert K. Brayton,et al.  Cross-talk noise immune VLSI design using regular layout fabrics , 2001 .

[21]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[22]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[23]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[24]  Benton H. Calhoun,et al.  Device sizing for minimum energy operation in subthreshold circuits , 2004 .

[25]  Sunil P. Khatri,et al.  Minimum energy near-threshold network of PLA based design , 2005, 2005 International Conference on Computer Design.