An experience with chalcogenide memristors, and implications on memory and computer applications
暂无分享,去创建一个
Peyman Pouyan | Antonio Rubio | Esteve Amat | Manuel Escudero-López | A. Rubio | E. Amat | P. Pouyan | Manuel Escudero-Lopez
[1] Shimeng Yu,et al. Metal–Oxide RRAM , 2012, Proceedings of the IEEE.
[2] Khaled N. Salama,et al. Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..
[3] L. Chua. Memristor-The missing circuit element , 1971 .
[4] Antonio Rubio,et al. Statistical lifetime analysis of memristive crossbar matrix , 2015, 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).
[5] G. C. Sirakoulis,et al. A Novel Design and Modeling Paradigm for Memristor-Based Crossbar Circuits , 2012, IEEE Transactions on Nanotechnology.
[6] D. Gilmer,et al. Random telegraph noise (RTN) in scaled RRAM devices , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).
[7] D. Stewart,et al. The missing memristor found , 2008, Nature.
[8] G. Lo,et al. Analytic model of endurance degradation and its practical applications for operation scheme optimization in metal oxide based RRAM , 2013, 2013 IEEE International Electron Devices Meeting.
[9] Gregory S. Snider,et al. ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.
[10] Eby G. Friedman,et al. VTEAM – A General Model for Voltage Controlled Memristors , 2014 .
[11] Antonio Rubio,et al. Reliability challenges in design of memristive memories , 2014, 2014 5th European Workshop on CMOS Variability (VARI).
[12] Yuhua Tang,et al. Circuit analysis of the memristive stateful implication gate , 2013 .