Incorporating performance and testability constraints during binding in high-level synthesis
暂无分享,去创建一个
[1] Daniel Gajski,et al. Design Tools for Intelligent Silicon Compilation , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Daniel P. Siewiorek,et al. Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Malgorzata Marek-Sadowska,et al. Timing driven placement , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[4] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] M. C. McFarland. A fast floor planning algorithm for architectural evaluation , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[6] Barry M. Pangrle,et al. On the complexity of connectivity binding , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Niraj K. Jha,et al. Behavioral synthesis for easy testability in data path allocation , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[8] LaNae J. Avra,et al. ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHS , 1991, 1991, Proceedings. International Test Conference.
[9] Sujit Dey,et al. Transformations and resynthesis for testability of RT-level control-data path specifications , 1993, IEEE Trans. Very Large Scale Integr. Syst..
[10] Gerhard Zimmerman,et al. A new area and shape function estimation technique for VLSI layouts , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[11] Parimal Pal Chaudhuri,et al. Combined Synthesis of Easily Testable Datapath and Control Designs , 1992, The Fifth International Conference on VLSI Design.
[12] Haidar Harmanani,et al. A data path synthesis method for self-testable designs , 1991, 28th ACM/IEEE Design Automation Conference.
[13] Don MacMillen,et al. ISIS: a system for performance driven resource sharing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[14] Stephen W. Director,et al. Mason: A Global Floorplanning Approach for VLSI Design , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Vishwani D. Agrawal,et al. A Complete Solution to The Partial Scan Problem , 1987 .
[16] Yu-Chin Hsu,et al. Data path allocation based on bipartite weighted matching , 1990, 27th ACM/IEEE Design Automation Conference.
[17] Melvin A. Breuer,et al. The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.
[18] Tai A. Ly,et al. Applying simulated evolution to high level synthesis , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] Alok Sharma,et al. Estimating architectural resources and performance for high-level synthesis applications , 1993, IEEE Trans. Very Large Scale Integr. Syst..
[20] Kewal K. Saluja,et al. An Efficient Algorithm for Sequential Circuit Test Generation , 1993, IEEE Trans. Computers.
[21] T. Sakurai,et al. Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.
[22] Sang-Yong Han,et al. Timing driven placement using complete path delays , 1990, 27th ACM/IEEE Design Automation Conference.
[23] Minjoong Rim,et al. Global scheduling with code-motions for high-level synthesis applications , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[24] TingTing Hwang,et al. Performance-driven interconnection optimization for microarchitecture synthesis , 1992, EURO-DAC '92.
[25] Alice C. Parker,et al. 3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.
[26] Alice C. Parker,et al. Data path tradeoffs using MABAL , 1991, DAC '90.
[27] Minjoong Rim,et al. BINET: an algorithm for solving the binding problem , 1994, Proceedings of 7th International Conference on VLSI Design.
[28] ASHUTOSH MUJUMDAR,et al. Incorporating testability considerations in high-level synthesis , 1994, J. Electron. Test..
[29] Viraphol Chaiyakul,et al. Layout-area models for high-level synthesis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[30] John A. Nestor,et al. Data path allocation using an extended binding model , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[31] Andrew Seawright,et al. Relevant issues in high-level connectivity synthesis , 1991, 28th ACM/IEEE Design Automation Conference.
[32] Alice C. Parker,et al. The high-level synthesis of digital systems , 1990, Proc. IEEE.
[33] Catherine H. Gebotys,et al. Optimal synthesis of high-performance architectures , 1992 .
[34] Yu-Chin Hsu,et al. STAR: An automatic data path allocator , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..