A 29 ns 64 Mb DRAM with hierarchical array architecture

This paper describes the experimental results of a 64 Mb DRAM test chip fabricated in 0.25 /spl mu/m CMOS using a segment driver circuit in a hierarchical word line scheme for shrinkability to the next-generation high-speed high-density DRAM. This approach is applicable to the prior generation.