论文信息 - Novel highly linear MOS integrator using a negative impedance convertor (NIC) - 字舞流文

Novel highly linear MOS integrator using a negative impedance convertor (NIC)

A simple modification scheme for the integrator by Tsao el al. (see ibid., vol. 27, p. 772-3, 1991) is proposed in order to remove the voltage followers used as a buffer when the integrators are interconnected.

Nobuo Fujii | Shigetaka Takagi

[1] E. Seevinck,et al. A versatile CMOS linear transconductor/square-law function , 1987 .

[2] Z. Czarnul. Novel MOS resistive circuit for synthesis of fully integrated continuous-time filters , 1986 .

[3] Shigetaka Takagi,et al. Realisation of highly linear MOS circuits using negative impedance convertors , 1991 .

[4] Shen-Iuan Liu,et al. New CMOS/NIC-based MOSFET-C filters , 1991 .

[5] Nobuo Fujii,et al. Highly-linear transconductor cell realised by double MOS transistor differential pairs , 1990 .

[6] Z. Wang. Novel linearisation technique for implementing large-signal MOS tunable transconductor , 1990 .