A New Solution Based on Multi-rate LDPC for Flash Memory to Reduce ECC Redundancy

Low-density parity-check (LDPC) code can provide powerful error correcting performance for NAND flash memory. Different LDPC code rate has different error correcting performance. Moreover, the raw bit error rate of flash memory is very low in the early lifetime. This will generate ECC redundancy that the error correcting performance of LDPC cannot be completely released. We propose a new Switch LDPC (S-LDPC) algorithm based on Multi-Rate LDPC code to reduce ECC redundancy and meet different error correcting requirement in the different periods of flash memory. S-LDPC algorithm can achieve optimal tradeoff among error correcting performance, decoding energy consumption and read performance. The extensive experiments show that S-LDPC algorithm can improve the average read response time of flash memory 25%-54% without reducing the reliability of flash memory. We further demonstrate that LDPC code with code rate 0.96 can save about 40% decoding energy consumption than LDPC code with code rate 0.7.

[1]  Frank R. Kschischang,et al.  Power Reduction Techniques for LDPC Decoders , 2008, IEEE Journal of Solid-State Circuits.

[2]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[3]  Gwan S. Choi,et al.  Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Tong Zhang,et al.  Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Gregory R. Ganger,et al.  The DiskSim Simulation Environment Version 4.0 Reference Manual (CMU-PDL-08-101) , 1998 .

[6]  Joseph R. Cavallaro,et al.  Multi-Rate High-Throughput LDPC Decoder: Tradeoff Analysis Between Decoding Throughput and Area , 2006, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications.

[7]  Rina Panigrahy,et al.  Design Tradeoffs for SSD Performance , 2008, USENIX ATC.

[8]  Wonyong Sung,et al.  Low-energy error correction of NAND Flash memory through soft-decision decoding , 2012, EURASIP J. Adv. Signal Process..

[9]  Dan Feng,et al.  Optimal voltage signal sensing of NAND flash memmory for LDPC code , 2014, 2014 IEEE Workshop on Signal Processing Systems (SiPS).

[10]  Tong Zhang,et al.  Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Amir H. Banihashemi,et al.  On implementation of min-sum algorithm for decoding low-density parity-check (LDPC) codes , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.

[12]  Amir H. Banihashemi,et al.  On construction of rate-compatible low-density parity-check codes , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[13]  Dong-Joon Shin,et al.  Design of rate-compatible RA-type low-density parity-check codes using splitting , 2009, IEEE Transactions on Communications.