Adding Security to Networks-on-Chip using Neural Networks

Modern computing systems are using Networkson-Chip (NoCs) for scalable on-chip communications. Traditional security attacks have focused on the computing cores however modern attacks can focus on the NoC interconnect as a means to injecting unwanted traffic. This poses a significant security risk to physical systems that rely on sensory feedback and control signals. Malicious modification of these signals generates abnormal traffic patterns which affect the operation of the system and its performance. In this paper, we aim to identify abnormal traffic patterns (attacks) in Networks-on-Chip data through the use of Spiking Neural Networks. We explore the vulnerabilities of Denial-of-Service (DoS) attacks and report on evaluations to identify the impact of the duration of individual attacks on the rate of detection.

[1]  Guy Gogniat,et al.  NOC-centric Security of Reconfigurable SoC , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[2]  J. K. Kalita,et al.  Botnet in DDoS Attacks: Trends and Challenges , 2015, IEEE Communications Surveys & Tutorials.

[3]  Nikola K. Kasabov,et al.  NeuCube: A spiking neural network architecture for mapping, learning and understanding of spatio-temporal brain data , 2014, Neural Networks.

[4]  Wei Hu,et al.  Detecting Hardware Trojans with Gate-Level Information-Flow Tracking , 2016, Computer.

[5]  Christopher Krügel,et al.  Exploring Multiple Execution Paths for Malware Analysis , 2007, 2007 IEEE Symposium on Security and Privacy (SP '07).

[6]  Marc Stevens,et al.  The First Collision for Full SHA-1 , 2017, CRYPTO.

[7]  Fayez Gebali,et al.  A New Characterization of Hardware Trojans , 2016, IEEE Access.

[8]  Piyush Kuchhal,et al.  Secured Network on Chip (NoC) Architecture and Routing with Modified TACIT Cryptographic Technique , 2015 .

[9]  Michael S. Hsiao,et al.  Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.

[10]  Timo Hämäläinen,et al.  A scalable, non-interfering, synthesizable Network-on-chip monitor , 2010, NORCHIP 2010.

[11]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[12]  Liam McDaid,et al.  Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations , 2013, IEEE Transactions on Parallel and Distributed Systems.

[13]  Jim Harkin,et al.  Low cost fault-tolerant routing algorithm for Networks-on-Chip , 2015, Microprocess. Microsystems.

[14]  Jim Harkin,et al.  Fault-Tolerant Networks-on-Chip Routing With Coarse and Fine-Grained Look-Ahead , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Wofgang Maas,et al.  Networks of spiking neurons: the third generation of neural network models , 1997 .

[16]  K SudeendraKumar,et al.  Run Time Mitigation of Performance Degradation Hardware Trojan Attacks in Network on Chip , 2018, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[17]  Jilles Vreeken,et al.  Spiking neural networks, an introduction , 2003 .

[18]  Qaisar Shafi,et al.  Cyber Physical Systems Security: A Brief Survey , 2012, 2012 12th International Conference on Computational Science and Its Applications.

[19]  Sergei Skorobogatov,et al.  Breakthrough Silicon Scanning Discovers Backdoor in Military Chip , 2012, CHES.

[20]  Jeyavijayan Rajendran,et al.  Hardware-based attacks to compromise the cryptographic security of an election system , 2016, 2016 IEEE 34th International Conference on Computer Design (ICCD).

[21]  Reetuparna Das,et al.  Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors , 2017, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA).

[22]  Chakraborty Supriyo,et al.  Eavesdropping and Obfuscation Techniques for Smartphones , 2016 .

[23]  Ling Shi,et al.  Optimal Denial-of-Service Attack Scheduling With Energy Constraint Over Packet-Dropping Networks , 2018, IEEE Transactions on Automatic Control.

[24]  Zhihua Wang,et al.  An on-chip security guard based on zero-power authentication for implantable medical devices , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[25]  Ahmed Ben Achballah,et al.  A Survey of Network-On-Chip Tools , 2013, ArXiv.

[26]  Jeyavijayan Rajendran,et al.  Regaining Trust in VLSI Design: Design-for-Trust Techniques , 2014, Proceedings of the IEEE.

[27]  Sally Adee,et al.  The Hunt For The Kill Switch , 2008, IEEE Spectrum.

[28]  Ying Gao,et al.  Networks on Chip with Provable Security Properties , 2014, IEEE Micro.

[29]  Paris Kitsos,et al.  Efficient triggering of Trojan hardware logic , 2016, 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[30]  Xiaofang Wang,et al.  Secure and Dependable NoC-Connected Systems on an FPGA Chip , 2016, IEEE Transactions on Reliability.

[31]  Mark Mohammad Tehranipoor,et al.  Trustworthy Hardware: Identifying and Classifying Hardware Trojans , 2010, Computer.

[32]  Franz Wotawa,et al.  Security Testing Based on Attack Patterns , 2014, 2014 IEEE Seventh International Conference on Software Testing, Verification and Validation Workshops.

[33]  Gianluca Palermo,et al.  MPSoCs run-time monitoring through Networks-on-Chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[34]  Sanghamitra Roy,et al.  Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip , 2015, NOCS.

[35]  Avinash Karanth Kodi,et al.  Mitigation of Denial of Service Attack with Hardware Trojans in NoC Architectures , 2016, 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS).

[36]  Ahmed Ben Achballah,et al.  Toward on hardware firewalling of networks-on-chip based systems , 2017 .

[37]  Liam McDaid,et al.  Scalable Networks-on-Chip Interconnected Architecture for Astrocyte-Neuron Networks , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[38]  Christof Paar,et al.  Side-channel attacks on the bitstream encryption mechanism of Altera Stratix II: facilitating black-box analysis using software reverse-engineering , 2013, FPGA '13.