Low Power VLSI 설계를 위한 Circuit-level Power 해석 환경 개발 ( Development of a Circuit-level Power Analysis Environment for Low VLSI Design )