Allocation and scheduling of conditional task graph in hardware/software co-synthesis

This paper introduces an allocation and scheduling algorithm that efficiently handles conditional execution in multi-rate embedded system. Control dependencies are introduced into the task graph model. We propose a mutual exclusion detection algorithm that helps the scheduling algorithm to exploit the resource sharing. Allocation and scheduling are performed simultaneously to take advantage of the resource sharing among those mutual exclusive tasks. The algorithm is fast and efficient, and so is suitable to be used in the inner loop of our hardware/software co-synthesis framework which must call the scheduling routine many times.

[1]  Bozena Kaminska,et al.  Functional synthesis of digital systems with TASS , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[3]  Sharad Malik,et al.  Performance analysis of real-time embedded software , 1997 .

[4]  Niraj K. Jha,et al.  : a novel scheduling technique for control-flow intensive behavioral descriptions , 1997, ICCAD 1997.

[5]  Petru Eles,et al.  Scheduling of conditional process graphs for the synthesis of embedded systems , 1998, DATE.

[6]  Wayne H. Wolf,et al.  Hardware-software cosynthesis of embedded real-time multiprocessors , 1998 .

[7]  Paul Pop,et al.  Scheduling and Communication Synthesis for Distributed Real-Time Systems , 2000, DAC 2000.

[8]  Edward A. Lee,et al.  A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures , 1993, IEEE Trans. Parallel Distributed Syst..

[9]  Wayne Wolf,et al.  Co-synthesis with custom ASICs , 2000, ASP-DAC '00.

[10]  Wayne Wolf,et al.  Hardware/Software Co-Design: Principles and Practice , 1997 .

[11]  Marilyn Wolf,et al.  An architectural co-synthesis algorithm for distributed, embedded computing systems , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Krzysztof Kuchcinski Embedded system synthesis by timing constraints solving , 1997, Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114).

[13]  Alice C. Parker,et al.  SOS: Synthesis of application-specific heterogeneous multiprocessor systems , 2001, J. Parallel Distributed Comput..