Interlock arrangement for instruction dependency.