A 176 x 144 processor binary I/O CNN-UM chip design