Performance prediction for silicon photonics integrated circuits with layout-dependent correlated manufacturing variability.

This work develops an enhanced Monte Carlo (MC) simulation methodology to predict the impacts of layout-dependent correlated manufacturing variations on the performance of photonics integrated circuits (PICs). First, to enable such performance prediction, we demonstrate a simple method with sub-nanometer accuracy to characterize photonics manufacturing variations, where the width and height for a fabricated waveguide can be extracted from the spectral response of a racetrack resonator. By measuring the spectral responses for a large number of identical resonators spread over a wafer, statistical results for the variations of waveguide width and height can be obtained. Second, we develop models for the layout-dependent enhanced MC simulation. Our models use netlist extraction to transfer physical layouts into circuit simulators. Spatially correlated physical variations across the PICs are simulated on a discrete grid and are mapped to each circuit component, so that the performance for each component can be updated according to its obtained variations, and therefore, circuit simulations take the correlated variations between components into account. The simulation flow and theoretical models for our layout-dependent enhanced MC simulation are detailed in this paper. As examples, several ring-resonator filter circuits are studied using the developed enhanced MC simulation, and statistical results from the simulations can predict both common-mode and differential-mode variations of the circuit performance.

[1]  Jiming Song,et al.  Monte Carlo simulation of electromagnetic scattering from two-dimensional random rough surfaces , 1997 .

[2]  Marco Fiorentino,et al.  Devices and architectures for large scale integrated silicon photonics circuits , 2011, IEEE Winter Topicals 2011.

[3]  Daniele Melati,et al.  Real photonic waveguides: guiding light through imperfections , 2014 .

[4]  Fan Zhang,et al.  Broadband silicon photonic directional coupler using asymmetric-waveguide based phase control. , 2015, Optics express.

[5]  Wei Tai,et al.  Schematic driven silicon photonics design , 2016, SPIE OPTO.

[6]  Tom Dhaene,et al.  Stochastic collocation for device-level variability analysis in integrated photonics , 2016 .

[7]  Sophie LaRochelle,et al.  Long Integrated Bragg Gratings for SoI Wafer Metrology , 2015, IEEE Photonics Technology Letters.

[8]  Zhan Su,et al.  Uncertainty quantification of silicon photonic devices with correlated and non-Gaussian random parameters. , 2015, Optics express.

[9]  Hang Guan,et al.  Phase coherence length in silicon photonic platform. , 2015, Optics express.

[10]  Jens H. Schmid,et al.  Silicon Photonic Integration Platform—Have We Found the Sweet Spot? , 2014, IEEE Journal of Selected Topics in Quantum Electronics.

[11]  Wim Bogaerts,et al.  Design Challenges in Silicon Photonics , 2014, IEEE Journal of Selected Topics in Quantum Electronics.

[12]  L. Shang,et al.  Process variation in silicon photonic devices. , 2013, Applied optics.

[13]  Kaikai Xu.  Corrections to “On the Design and Optimization of Three-Terminal Light-Emitting Device in Silicon CMOS Technology” , 2014 .

[14]  L. Chrostowski,et al.  Narrow-band waveguide Bragg gratings on SOI wafers with CMOS-compatible fabrication process. , 2012, Optics express.

[15]  M. Watts,et al.  Silicon photonics manufacturing. , 2010, Optics express.

[16]  Xu Wang,et al.  Design and simulation of silicon photonic schematics and layouts , 2016, Photonics Europe.

[17]  P. Dumon,et al.  Subnanometer Linewidth Uniformity in Silicon Nanophotonic Waveguide Devices Using CMOS Fabrication Technology , 2010, IEEE Journal of Selected Topics in Quantum Electronics.

[18]  Wei Shi,et al.  Focusing sub-wavelength grating couplers with low back reflections for rapid prototyping of silicon photonic circuits. , 2014, Optics express.

[19]  P. Dumon,et al.  Silicon microring resonators , 2012 .