Strained Thin-Body p-MOSFET With Condensed Silicon-Germanium Source/Drain for Enhanced Drive Current Performance

Strained p-MOSFETs with silicon-germanium (SiGe) source and drain (S/D) stressors were fabricated on thin-body silicon-on-insulator (SOI) substrate using a novel local oxidation or Ge condensation technique. By directly growing SiGe on the S/D regions and followed by a local Ge condensation process, the challenges imposed on Si recess etch on thin-body SOI substrates can be alleviated. In the Ge condensation step, the Ge content in the S/D regions may also be increased. At a gate overdrive of -1 V, strained p-MOSFETs show an enhancement in the saturation drive current Ion of up to 38% over the control p-MOSFETs. This significant Ion enhancement is attributed to strain-induced band structure modification, which reduces the hole effective mass along the transport direction. The improved series resistance of the strained devices with SiGe S/D accounted for approximately one-third of the Ion enhancement.

[1]  B. E. Deal.  The Current Understanding of Charges in the Thermally Oxidized Silicon Structure , 1974 .

[2]  M. Silberstein,et al.  A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.

[3]  S. Satoh,et al.  A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  R. Kotlyar,et al.  Understanding stress enhanced performance in Intel 90nm CMOS technology , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[5]  M. Mendicino,et al.  Embedded SiGe S/D PMOS on thin body SOI substrate with drive current enhancement , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[7]  Hole confinement and energy subbands in a silicon inversion layer using the effective mass theory , 1999 .

[8]  Chenming Hu,et al.  Ultrathin-body SOI MOSFET for deep-sub-tenth micron era , 2000, IEEE Electron Device Letters.

[9]  M. Ieong,et al.  Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[10]  A. Oishi,et al.  Scalability of strained silicon CMOSFET and high drive current enhancement in the 40 nm gate length technology , 2003, IEEE International Electron Devices Meeting 2003.

[11]  T. Tezuka,et al.  High-performance strained Si-on-insulator MOSFETs by novel fabrication processes utilizing Ge-condensation technique , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).