An experimental 5-Gb/s 16*16 Si-bipolar crosspoint switch

An experimental 16*16, nonblocking, asynchronous crosspoint switch with a data rate of 5-Gb/s per channel is presented. Implemented in a 0.8- mu m, double-poly, self-aligned Si-bipolar ECL technology, the 3-mm*3-mm chip, featuring a multiplexer-type architecture with a three-device crosspoint cell, demonstrates a nominal data path delay of 420 ps with 12.5-ps RMS jitter and a setup time of 1 ns and dissipates about 4.6 W. >

[1]  William F. Washburn,et al.  IBM Enterprise System/9000 Type 9121 Model 320 air-cooled processor technology , 1991, IBM J. Res. Dev..

[2]  Ching-Te Chuang,et al.  A 5 Gb/s 16*16 Si-bipolar crosspoint switch , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  M. Suzuki,et al.  A circuit design for 2 Gbit/s Si brpolar crosspoint switch LSIs , 1989, Symposium 1989 on VLSI Circuits.

[4]  H. M. Park,et al.  A GaAs MESFET 16*8 crosspoint switch , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  M. Suzaki,et al.  A circuit design for 2-Gbit/s Si bipolar crosspoint switch LSIs , 1990 .