Energy-efficient digital design through inexact and approximate arithmetic circuits
暂无分享,去创建一个
[1] Tong Liu,et al. Performance improvement with circuit-level speculation , 2000, MICRO 33.
[2] Yong Zhang,et al. An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[3] Christian C. Enz,et al. Energy-efficient inexact speculative adder with high performance and accuracy control , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[4] Krishna V. Palem,et al. Automatic generation of inexact digital circuits by gate-level pruning , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[5] Hang Zhang,et al. Balancing Adder for error tolerant applications , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[6] Gang Wang,et al. Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.
[7] Lingamneni Avinash,et al. Energy parsimonious circuit design through probabilistic pruning , 2011, 2011 Design, Automation & Test in Europe.
[8] Weikang Qian,et al. A new approximate adder with low relative error and correct sign calculation , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).