Run-time adaptive on-chip communication scheme
暂无分享,去创建一个
[1] Ran Ginosar,et al. QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..
[2] Lionel M. Ni,et al. A survey of wormhole routing techniques in direct networks , 1993, Computer.
[3] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[4] Wolfgang Rosenstiel,et al. Towards a Framework and a Design Methodology for Autonomic SoC , 2005, Second International Conference on Autonomic Computing (ICAC'05).
[5] Li-Shiuan Peh,et al. Design-space exploration of power-aware on/off interconnection networks , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[6] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[7] Karam S. Chatha,et al. Quality-of-service and error control techniques for mesh-based network-on-chip architectures , 2005, Integr..
[8] Ali Ahmadinia,et al. Dynamic interconnection of reconfigurable modules on reconfigurable devices , 2005, IEEE Design & Test of Computers.
[9] Ken Mai,et al. The future of wires , 2001, Proc. IEEE.
[10] Robert Laddaga,et al. Seeing Clearly and Moving Forward , 2000, IEEE Intell. Syst..
[11] Lars Braun,et al. Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems , 2004, FPL.
[12] Roberto Montemanni,et al. Design patterns from biology for distributed computing , 2006, TAAS.
[13] Sri Parameswaran,et al. NoCGEN:a template based reuse methodology for Networks On Chip architecture , 2004, 17th International Conference on VLSI Design. Proceedings..
[14] Stamatis Vassiliadis,et al. FLUX Networks: Interconnects on Demand , 2006, 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.
[15] Jörg Henkel,et al. On-chip networks: a scalable, communication-centric embedded system design paradigm , 2004, 17th International Conference on VLSI Design. Proceedings..
[16] Kees G. W. Goossens,et al. Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.
[17] Radu Marculescu,et al. Key research problems in NoC design: a holistic perspective , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).
[18] William J. Dally,et al. Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.