论文信息 - On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit

On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit

An on-chip digital Ids measurement method is proposed in this report. In the proposed method, Ids is digitally derived from the two values measured by three ring oscillators with PN balanced, N-rich, and P-rich inverters. The first value is the frequency of the PN balanced inverter ring. The second value is the frequency difference between the N-rich and the P-rich inverter rings. The post-digital processing derives NMOS Ids (Idn) and PMOS Ids (Idp) separately. The monitor circuit was implemented by 65 nm CMOS technology. The mismatch error between the first Ids calculated from measured frequencies, and the second Ids directly measured for reference, was analyzed. The standard deviations of the mismatch error in Idn and Idp are 1.64% and 1.09%, respectively. The margin of 3sigma is within 5% which is our target tolerance for a practical application.

H. Makino | M. Fujii | H. Notani | H. Shinohara | H. Suzuki

[1] A. Inoue,et al. Supply Voltage Adjustment Technique for Low Power Consumption and Its Application to SOCs with Multiple Threshold Voltage CMOS , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[2] K. Takeda,et al. Delay and power monitoring schemes for minimizing power consumption by means of supply and threshold voltage control in active and standby modes , 2006, IEEE Journal of Solid-State Circuits.

[3] Soraya Ghiasi,et al. A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4] Y. Ikeda,et al. Mixed body-bias techniques with fixed Vt and Ids generation circuits , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..