Emerging devices for post-classical CMOS - from memory, logic to architectures

The pace of MOSFET scaling has been obviously accelerated recently, and the simple scaling of MOSFET will not work for higher integration and higher performance in future. The introduction of nonclassical CMOS design using new transistor structures and new materials is urgent. Moreover, new research work has started on the invention of fundamentally new information processing and storage for future integrated systems. In this paper, the present status of the research on emerging nonclassical CMOS, emerging memories, and emerging new architecture devices is reviewed. Special emphasis is placed on the nano-scale devices that positively utilize new physical phenomena in nanostructures.

[1]  Tadashi Shibata,et al.  Analog Soft-Pattern-Matching Classifier using Floating-Gate MOS Technology , 2001, NIPS.

[2]  Masumi Saitoh,et al.  Transport spectroscopy of the ultrasmall silicon quantum dot in a single-electron transistor , 2001 .

[3]  Chenming Hu,et al.  5nm-gate nanowire FinFET , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[4]  Masumi Saitoh,et al.  Extension of Coulomb blockade region by quantum confinement in the ultrasmall silicon dot in a single-hole transistor at room temperature , 2004 .

[5]  T. Hiramoto,et al.  Scaling of nanocrystal memory cell by direct tungsten bitline on self-aligned landing plug polysilicon contact , 2004, IEEE Electron Device Letters.

[6]  Toshiro Hiramoto,et al.  Future Electron Devices and SOI Technology ?Semi-Planar SOI MOSFETs with Sufficient Body Effect? , 2003 .

[7]  T. Hiramoto,et al.  Room-temperature demonstration of integrated silicon single-electron transistor circuits for current switching and analog pattern matching , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[8]  Toshiro Hiramoto,et al.  Variable Body Effect Factor Fully Depleted Silicon-On-Insulator Metal Oxide Semiconductor Field Effect Transistor for Ultra Low-Power Variable-Threshold-Voltage Complementary Metal Oxide Semiconductor Applications , 2004 .

[9]  A. Ogura,et al.  Sub-10-nm planar-bulk-CMOS devices using lateral junction control , 2003, IEEE International Electron Devices Meeting 2003.

[10]  T. Hiramoto,et al.  Impact of quantum mechanical effects on design of nano-scale narrow channel n- and p-type MOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).