Performance evaluation of three Network-on-Chip (NoC) architectures (Invited)

As the number of processing elements which can be placed on a single chip doubles about every two years, both System-on-Chip (SoC) and the microprocessor market call for high-performance, flexible, scalable, and design-friendly interconnection network architectures [1]. Network-on-Chip (NoC) has been proposed as a solution to multi-core communication problems. The advantages of NoC include high bandwidth, low latency, low power consumption and scalability. The interconnection architecture has a significant impact on the performance of networks in terms of point-to-point delay, throughput, and loss rate. We evaluate the performance of three NoC architectures, including the torus, the Metacube and the hypercube under Poisson and bit-complement traffic pattern. Network sizes of 32, 64, 128, 512 and 1024 nodes are considered. Three injection rates ranging from 10% to 30% are applied to the target networks. Performance evaluation reflects that the torus is a viable choice for small networks (32-64 nodes) and the Metacube exhibits similar performance to the hypercube for 128 nodes and 512 nodes networks under a moderate load. Lower link complexity and fewer long wires make the Metacube a cheaper alternative to the hypercube.

[1]  Walter B. Ligon,et al.  Toward a More Realistic Performance Evaluation of Interconnection Networks , 1997, IEEE Trans. Parallel Distributed Syst..

[2]  William J. Dally,et al.  Research Challenges for On-Chip Interconnection Networks , 2007, IEEE Micro.

[3]  Wolfgang Rosenstiel,et al.  Network-on-Chip Architecture Exploration Framework , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[4]  Shietung Peng,et al.  Metacube—a versatile family of interconnection networks for extremely large-scale supercomputers , 2010, The Journal of Supercomputing.

[5]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[6]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[7]  Axel Jantsch,et al.  Scalability of network-on-chip communication architecture for 3-D meshes , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[8]  Radu Marculescu,et al.  Probabilistic application modeling for system-level performance analysis , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[9]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[10]  Li-Shiuan Peh,et al.  A Statistical Traffic Model for On-Chip Interconnection Networks , 2006, 14th IEEE International Symposium on Modeling, Analysis, and Simulation.

[11]  Radu Marculescu,et al.  The Chip Is the Network: Toward a Science of Network-on-Chip Design , 2009, Found. Trends Electron. Des. Autom..

[12]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[13]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[14]  Wentong Cai,et al.  How network topology affects dynamic loading balancing , 1996, IEEE Parallel Distributed Technol. Syst. Appl..

[15]  Radu Marculescu,et al.  On-chip traffic modeling and synthesis for MPEG-2 video applications , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.