Multiple Leading Zero Pattern Scheme for Non-volatile Memories