Low Power, 11.8 Gbps 27-1 Pseudo-Random Bit Sequence Generator in 65 nm standard CMOS

This work presents a low power, 27-1 pseudo-random bit sequence (PRBS) generator with data rates up to 11.8 Gbps in a standard 65 nm CMOS process. The proposed PRBS generator is designed with full-rate to reduce the circuit complexity and decrease power consumption. Furthermore, low power operation is achieved by optimization of the D flip-flops (DFF) circuit and the asynchronous XOR structure. All of the circuit are based on current-mode logic (CML). From the post-layout simulation results, it consumes 73 mW from a 1.2 V supply, and achieves a figure of merit (FOM) of 0.88 with peak-to-peak jitter of 5.5 ps.

[1]  Shalabh Gupta,et al.  A high-speed PRBS generator using flip-flops employing feedback for distributed equalization , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Stephen P. Boyd,et al.  Bandwidth extension in CMOS with optimized on-chip inductors , 2000, IEEE Journal of Solid-State Circuits.

[3]  H.-D. Wohlmuth,et al.  A 24-Gb/s 27 - 1 Pseudo Random Bit Sequence Generator IC in 0.13 μm Bulk CMOS , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[4]  D. Kissinger,et al.  A 0.87-pJ/b 115-Gb/s $2^{\text {7}}$ -1 PRBS Generator in 130-nm SiGe:C BiCMOS Technology , 2018, IEEE Solid-State Circuits Letters.

[5]  Zhihua Wang,et al.  Design of a low-cost low-power baseband-processor for UHF RFID tag with asynchronous design technique , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[6]  Alessandro Trifiletti,et al.  Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  H. Nosaka,et al.  A 100-Gbps low-power PRBS generator based on a half-rate-clock architecture using InP HBTs , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).

[8]  T. Kjellberg,et al.  104Gb/s 2"-1 and 110Gb/s 2-1 PRBS Generator in InP HBT Technology , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Dietmar Kissinger,et al.  A Versatile 10–80-Gb/s PRBS-Based Broadband Transmitter With Arbitrary 20–60-GHz Spectrum Shifting , 2016, IEEE Transactions on Microwave Theory and Techniques.

[10]  Ramesh Harjani,et al.  High-Speed Circuits for a Multi-Lane 12 Gbps CMOS PRBS Generator , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[11]  Michael M. Green,et al.  A 34 Gb / s Distributed 2 : 1 MUX and CMU Using 0 . 18 m CMOS , 2006 .

[12]  Deog-Kyoon Jeong,et al.  Design Optimization of On-Chip Inductive Peaking Structures for 0.13-$\mu{\hbox {m}}$ CMOS 40-Gb/s Transmitter Circuits , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Marco Crepaldi,et al.  A 0.07 mm$^2$ Asynchronous Logic CMOS Pulsed Receiver Based on Radio Events Self-Synchronization , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.