Optimized embedding of an incomplete binary tree in a two-dimensional array of programmable logic blocks
暂无分享,去创建一个
[1] Rajeev Murgai,et al. Improved logic synthesis algorithms for table look up architectures , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[2] Malgorzata Chrzanowska-Jeske,et al. Tree restructuring approach to mapping problem in cellular-architecture FPGAs , 1995 .
[3] Malgorzata Chrzanowska-Jeske,et al. A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays , 1994, 31st Design Automation Conference.
[4] M. Chrzanowska-Jeske,et al. Mapping of symmetric and partially-symmetric functions to the CA-type FPGAs , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.
[5] Wolfgang Rosenstiel,et al. Multilevel logic synthesis based on functional decision diagrams , 1992, [1992] Proceedings The European Conference on Design Automation.
[6] Marek A. Perkowski,et al. Minimization of Permuted Reed-Muller Trees for Cellular Logic , 1992, FPL.
[7] Robert K. Brayton,et al. Logic synthesis for programmable gate arrays , 1991, DAC '90.