Energy dissipation modeling of lossy transmission lines driven by CMOS inverters

In this paper new formulations for the energy dissipation of lossy transmission lines driven by CMOS inverters are provided. These formations are obtained using an approximated expression for the driving-point impedance of loss coupled transmission lines which itself is derived by solving Telegraphers equations. A comprehensive analysis of energy if performed for both step and flattened ramp inverter inputs. To accomplish this task a new stable circuit that is capable of modeling the transmission line for a broad range of frequencies is synthesized. Experimental results show that the energy calculated using this equivalent circuit is almost equal to the one calculated by solving the more complicated transmission line equations directly.

[1]  Sujit Dey,et al.  Modeling and minimization of interconnect energy dissipation in nanometer technologies , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Daniel C. Edelstein,et al.  On-chip wiring design challenges for gigahertz operation , 2001, Proc. IEEE.

[3]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[4]  Jason Cong,et al.  An interconnect energy model considering coupling effects , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  Kaustav Banerjee,et al.  Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.