Communication Structures for Large Networks of Microcomputers

This paper compares nine network interconnection schemes and introduces "dual-bus hypercubes," a cost-effective method of connecting thousands of dual-port single-chip microcomputers into a room-sized information processing system, a "network computer." Each network node is a chip containing memory and a pair of processors for tasks and input/output. Nodes are linked by shared communication buses, each conceptually spanning a D-dimensional, W-wide hypercube of N = WD nodes. Each node shares two buses. Each bus is shared by up to W nodes. The number of bus connections per node is fixed to satisfy chip pin limitations.

[1]  Marshall C. Pease,et al.  The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.

[2]  C. Thomborson,et al.  Area-time complexity for VLSI , 1979, STOC.

[3]  Howard Jay Siegel,et al.  Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks , 1977, IEEE Transactions on Computers.

[4]  Howard Jay Siegel,et al.  A Model of SIMD Machines and a Comparison of Various Interconnection Networks , 1979, IEEE Transactions on Computers.

[5]  Richard M. Brown,et al.  The ILLIAC IV Computer , 1968, IEEE Transactions on Computers.

[6]  Theodore R. Bashkow,et al.  A large scale, homogeneous, fully distributed parallel machine, I , 1977, ISCA '77.

[7]  D. Queyssac.  Computers: Projecting VLSI's impact on microprocessors: Single-chip microcomputers with 1 million bits of information, English-language programming, and canned software are seen ahead , 1979, IEEE Spectrum.

[8]  Larry D. Wittie.  Efficient message routing in Mega-Micro-Computer networks , 1976, ISCA.

[9]  Shelley I. Saffer,et al.  NODAS: the network-oriented data acquisition system for the medical environment , 1977, AFIPS '77.

[10]  Tomás Lang,et al.  Interconnections Between Processors and Memory Modules Using the Shuffle-Exchange Network , 1976, IEEE Transactions on Computers.

[11]  Gordon Bell,et al.  Ethernet: Distributed Packet Switching for Local Computer Networks , 1976 .

[12]  Franco P. Preparata,et al.  The cube-connected-cycles: A versatile network for parallel computation , 1979, 20th Annual Symposium on Foundations of Computer Science (sfcs 1979).

[13]  Robert Metcalfe,et al.  Ethernet: distributed packet switching for local computer networks , 1976, CACM.

[14]  Carlo H. Séquin,et al.  Hypertree: A Multiprocessor Interconnection Topology , 1981, IEEE Transactions on Computers.

[15]  David R. Smith,et al.  Hierarchical multiprocessor organizations , 1977, ISCA '77.

[16]  Kenneth J. Thurber,et al.  Interconnection networks: a survey and assessment , 1974, AFIPS '74.

[17]  Mamoru Maekawa.  Experimental polyprocessor system (EPOS)—operating system , 1979, ISCA '79.

[18]  Mamoru Maekawa.  Experimental Polyprocessor System (EPOS)—architecture , 1979, ISCA '79.

[19]  TOMAS LANG,et al.  A Shuffle-Exchange Network with Simplified Control , 1976, IEEE Transactions on Computers.

[20]  David A. Patterson,et al.  X-Tree: A tree structured multi-processor computer architecture , 1978, ISCA '78.

[21]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[22]  Larry D. Wittie.  Micronet: A reconfigurable microcomputer network for distributed systems research , 1978 .

[23]  E. Douglas Jensen,et al.  Computer Interconnection Structures: Taxonomy, Characteristics, and Examples , 1975, CSUR.

[24]  Shyue Bin Wu.  Interconnection design and resource assignment for large multi-microcomputer systems , 1980 .

[25]  Clark D. Thomborson,et al.  Generalized Connection Networks for Parallel Processor Intercommunication , 1978, IEEE Trans. Computers.

[26]  Douglas Stott Parker,et al.  Notes on Shuffle/Exchange-Type Switching Networks , 1980, IEEE Transactions on Computers.

[27]  Carlo H. Séquin,et al.  Design Considerations for Single-Chip Computers of the Future , 1980, IEEE Transactions on Computers.