AN ADDRESS MASKABLE PARALLEL TESTING FOR ULTRA HIGH DENSITY DRAMS

This paper describes a new memory array architecture and its related test method named column address-maskable parallel-test (CMT) architecture, suitable for ultra high density DRAMs. We adopt the column address masking technique to achieve effective parallel testing with the least area penalty. The CMT architecture makes it possible to handle various test patterns and to search failed addresses quickly during parallel test operation. In an experimental 64M-bit DRAM, the test time has been reduced to V16K with an area penalty of less than 0.1%.

[1]  Janak H. Patel,et al.  Parallel Testing for Pattern-Sensitive Faults in Semiconductor Random-Access Memories , 1989, IEEE Trans. Computers.

[2]  R. Izawa,et al.  A 1.5 V circuit technology for 64 Mb DRAMs , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[3]  Kazuyasu Fujishima,et al.  A 90ns 1Mb DRAM with multi-bit test mode , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  S. Kayano,et al.  A 45-ns 64-Mb DRAM with a merged match-line test architecture , 1991 .

[5]  Kewal K. Saluja,et al.  Testable design of large random access memories , 1984, Integr..

[6]  Masaki Tsukude,et al.  A new array architecture for parallel testing in VLSI memories , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[7]  T. Sridhar.  A New Parallel Test Approach for Large Memories , 1986, IEEE Design & Test of Computers.