Hierarchical Timing Analysis Considering Global False Coupling Interaction

In today's deep-submicron technologies, neighbouring line switching can contribute to a large portion of the delay of a line. A hierarchical design is unavoidable because of a huge circuit size. It becomes more important how we can consider hierarchically meaningful structure in circuit delay analysis. To improve accuracy in hierarchical timing analysis, in this paper we inject the notions of local false coupling interaction and global false coupling interaction, and then propose a comprehensive approach to identify valid interaction using functional relations considering global false coupling interaction generated by connections between modules. Experiments on ISCAS-85 benchmark circuits show the value of considering the global false coupling interaction to reduce the excessive conservatism during hierarchical timing analysis

[1]  Robert K. Brayton,et al.  Hierarchical functional timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[2]  Lawrence T. Pileggi,et al.  Hierarchical interconnect circuit models , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[3]  Kurt Keutzer,et al.  Towards true crosstalk noise analysis , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[4]  Malgorzata Marek-Sadowska,et al.  Eliminating false positives in crosstalk noise analysis , 2004 .

[5]  Juho Kim,et al.  Global false path-aware hierarchical timing analysis , 2004, 30th Annual Conference of IEEE Industrial Electronics Society, 2004. IECON 2004.

[6]  Paul D. Franzon,et al.  Simplified delay design guidelines for on-chip global interconnects , 2004, GLSVLSI '04.

[7]  R. D. Blanton,et al.  Identification of crosstalk switch failures in domino CMOS circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[8]  Lawrence T. Pileggi,et al.  TACO: timing analysis with COupling , 2000, Proceedings 37th Design Automation Conference.

[9]  Malgorzata Marek-Sadowska,et al.  Functional correlation analysis in crosstalk induced critical paths identification , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Massoud Pedram,et al.  Gate delay calculation considering the crosstalk capacitances , 2004 .

[11]  Lawrence T. Pileggi,et al.  False coupling interactions in static timing analysis , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[12]  Malgorzata Marek-Sadowska,et al.  Temporofunctional crosstalk noise analysis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).