Modeling and analysis of differential signaling for minimizing inductive crosstalk
暂无分享,去创建一个
[1] David A. Hodges,et al. A 250-Mbit/s CMOS crosspoint switch , 1988 .
[2] Mattan Kamon,et al. FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.
[3] Jacob K. White,et al. Layout techniques for minimizing on-chip interconnect self-inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[4] R. Brayton,et al. A novel VLSI layout fabric for deep sub-micron applications , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).
[5] George Varghese,et al. Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..