Modeling and analysis of differential signaling for minimizing inductive crosstalk

Many physical synthesis tools interdigitate signal and power lines to reduce crosstalk, and thus, improve signal integrity and timing predictability. Such approaches are extremely effective at reducing crosstalk at circuit speeds where inductive effects are inconsequential. In this paper, we use a detailed distributed RLC model to show that inductive crosstalk effects are substantial in long buses associated with 0.18 micron technology. Simulation experiments are then used to demonstrate that crosstalk in such high speed technologies is much better controlled by re-deploying interdigitated power lines to perform differential signaling.

[1]  David A. Hodges,et al.  A 250-Mbit/s CMOS crosspoint switch , 1988 .

[2]  Mattan Kamon,et al.  FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.

[3]  Jacob K. White,et al.  Layout techniques for minimizing on-chip interconnect self-inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  R. Brayton,et al.  A novel VLSI layout fabric for deep sub-micron applications , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[5]  George Varghese,et al.  Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..