Exploring the limits of stress-enhanced hole mobility

Hole mobility is found to more than double in fabricated p-MOSFETs with SiGe source/drain due to longitudinal compressive stress in the channel exceeding 1 GPa. The maximum observed low-field mobility enhancement is 140% at a simulated stress level of 1.45 GPa. The mobility enhancement is approximately linear with stress at moderate levels but becomes super-linear above 1 GPa. An important consequence of this behavior is that for moderate stress levels, an average channel stress can be used to estimate the performance of transistors with a nonuniform stress distribution across the channel width. Two alternative approaches to model stress-enhanced hole mobility are suggested. Analysis of the physical effects behind the experimental observations reveals the relative roles of band repopulation and mass modulation. In addition, previously published wafer bending experiments with compressive stress levels below 400 MPa are used to implicitly verify the accuracy of the stress simulations.

[1]  Charles S. Smith.  Piezoresistance Effect in Germanium and Silicon , 1954 .

[2]  T. Manku,et al.  Valence energy‐band structure for strained group‐IV semiconductors , 1993 .

[3]  D. Antoniadis,et al.  Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress , 2001, IEEE Electron Device Letters.

[4]  S. Narasimha,et al.  Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs , 2002, Digest. International Electron Devices Meeting,.

[5]  Xiaopeng Xu,et al.  Modeling the impact of stress on silicon processes and devices , 2003 .

[6]  M. Bohr,et al.  A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.

[7]  R. Rooyackers,et al.  A systematic study of trade-offs in engineering a locally strained pMOSFET , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[8]  A Physically-Based Analytic Model for Stress-Induced Hole Mobility Enhancement , 2004, 2004 Abstracts 10th International Workshop on Computational Electronics.

[9]  S. Thompson,et al.  Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[10]  Lucian Shifren,et al.  Quantum mechanical calculation of hole mobility in silicon inversion layers under arbitrary stress , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..