论文信息 - TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout

TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout

TOPOLOGIZER is an expert system for the design of CMOS cells. It automatically generates a symbolic layout given a transistor connection list and a description of the boundary assignment of external cell connections. As part of an overall approach to silicon compilation it uses expert designer specified heuristics to perform the difficult task of converting a structural description (schematic) into a physical description that maintains some notion of structured layout principles.

P. W. Kollaritsch | N. H. E. Weste

[1] Brian W. Kernighan,et al. A Procedure for Placement of Standard-Cell VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2] Harold Brown,et al. Palladio: An exploratory environment for circuit design , 1983, Computer.

[3] Robert W. Dutton,et al. Dumbo, A Schematic-to-Layout Compiler , 1983 .

[4] William R. Heller,et al. The Planar Package Planner for System Designers , 1982, DAC 1982.

[5] Daniel P. Siewiorek,et al. Exploiting Domain Knowledge in IC Cell Layout , 1984, IEEE Design & Test of Computers.

[6] Donald E. Thomas,et al. The VLSI Design Automation Assistant: Prototype System , 1983, 20th Design Automation Conference Proceedings.

[7] Brian W. Kernighan,et al. PLACEMENT PROCEDURE FOR POLYCELL VLSI CIRCUITS. , 1983 .

[8] Neil W. Bergmann,et al. A Case Study of the F.I.R.S.T. Silicon Compiler , 1983 .

[9] M. R. Buric,et al. Plex: automatically generated microcomputer layouts , 1983 .