Design for prototyping of a parameterizable cluster-based Multi-Core System-on-Chip on a multi-FPGA board

Reaching a physical limitation in terms of power consumption, the new chosen axis to increase the performance is to scale the number of processing elements (PEs) instead of increasing the speed of processors. These complex systems often take the form of a Multi-Core System-on-Chip (MCSoC) in which individual nodes are connected using a Network-on-Chip (NoC). FPGA-based prototyping is no longer optional to test these very large designs. A multi-FPGA prototyping board, which is a collection of FPGAs, is used when the logic capacity of a single FPGA is insufficient. Nevertheless, multi-FPGA boards come with some constraints, which lower the system frequency. However, cluster-based MCSoCs have a great value: their flexibility in terms of form factor. In this paper, a parameterizable cluster-based MCSoC with a mesh topology has been designed. An indicator based on the average Rent's Rule of cluster-based MCSoCs has been proposed to predict the best form factor in order to obtain the maximum prototyping system frequency. The targeted prototyping platform is a six Virtex-5 multi-FPGA board. The results show that for a given total number of PEs in cluster-based MCSoCs, a lower indicator can result in a higher system frequency.

[1]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Helena Krupnova.  Mapping multi-million gate SoCs on FPGAs: industrial methodology and experience , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Luca Benini,et al.  Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Yongseok Cheon,et al.  Multilevel circuit partitioning for computer-aided VLSI design , 2004 .

[5]  Coniferous softwood.  GENERAL TERMS , 2003 .

[6]  Dirk Stroobandt,et al.  The interpretation and application of Rent's rule , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[7]  K. Asanovi,et al.  RAMP Blue : Implementation of a Manycore 1008 Processor FPGA System , 2008 .

[8]  Chung-Yang Huang,et al.  SoC HW/SW verification and validation , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[9]  Kevin Skadron,et al.  Many-core design from a thermal perspective , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[10]  Timo Hämäläinen,et al.  Evaluating Large System-on-Chip on Multi-FPGA Platform , 2007, SAMOS.

[11]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[12]  Fadi J. Kurdahi,et al.  On the intrinsic rent parameter and spectra-based partitioning methodologies , 1992, EURO-DAC '92.

[13]  Jason Lee,et al.  Predicting the performance of application-specific NoCs implemented on FPGAs , 2010, FPGA '10.

[14]  Kai Ma,et al.  Scalable power control for many-core architectures running multi-threaded applications , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).

[15]  James E. Smith,et al.  The future of simulation: a field of dreams , 2006, Computer.

[16]  Bernard Brezzo,et al.  A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation , 2012, FPGA '12.

[17]  Shekhar Borkar.  Thousand Core ChipsA Technology Perspective , 2007, DAC 2007.