Efficient architecture of variable size HEVC 2D-DCT for FPGA platforms

Abstract This study presents a design of two-dimensional (2D) discrete cosine transform (DCT) hardware architecture dedicated for High Efficiency Video Coding (HEVC) in field programmable gate array (FPGA) platforms. The proposed methodology efficiently proceeds 2D-DCT computation to fit internal components and characteristics of FPGA resources. A four-stage circuit architecture is developed to implement the proposed methodology. This architecture supports variable size of DCT computation, including 4 × 4, 8 × 8, 16 × 16, and 32 × 32. The proposed architecture has been implemented in System Verilog and synthesized in various FPGA platforms. Compared with existing related works in literature, this proposed architecture demonstrates significant advantages in hardware cost and performance improvement. The proposed architecture is able to sustain 4 K@30 fps ultra high definition (UHD) TV real-time encoding applications with a reduction of 31–64% in hardware cost.

[1]  Dongsheng Wang,et al.  Fully pipelined DCT/IDCT/Hadamard unified transform architecture for HEVC Codec , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[2]  Viktor K. Prasanna,et al.  Energy-Efficient Discrete Cosine Transform on FPGAs , 2003, Engineering of Reconfigurable Systems and Algorithms.

[3]  Madhukar Budagavi,et al.  Unified forward+inverse transform architecture for HEVC , 2012, 2012 19th IEEE International Conference on Image Processing.

[4]  Ilker Hamzaoglu,et al.  A low energy HEVC inverse transform hardware , 2014, IEEE Transactions on Consumer Electronics.

[5]  Jooheung Lee,et al.  Scalable FPGA Architecture for DCT Computation Using Dynamic Partial Reconfiguration , 2008, ERSA.

[6]  David Flynn,et al.  HEVC Complexity and Implementation Analysis , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[7]  Jerry D. Gibson,et al.  Low-complexity video encoding for UAV reconnaissance and surveillance , 2011, 2011 - MILCOM 2011 Military Communications Conference.

[8]  Jörn Ostermann,et al.  Stereo mosaicking and 3D-video for singleview HDTV aerial sequences using a low bit rate ROI coding framework , 2015, 2015 12th IEEE International Conference on Advanced Video and Signal Based Surveillance (AVSS).

[9]  Ajith Pasqual,et al.  4K Real-Time HEVC Decoder on an FPGA , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[10]  Z. Aspar,et al.  Implementation of two dimensional forward DCT and inverse DCT using FPGA , 2000, 2000 TENCON Proceedings. Intelligent Systems and Technologies for the New Millennium (Cat. No.00CH37119).

[11]  Marcelo Porto,et al.  Low-Cost and High-Throughput Hardware Design for the HEVC 16x16 2-D DCT Transform , 2014 .

[12]  Grzegorz Pastuszak.  Hardware architectures for the H.265/HEVC discrete cosine transform , 2015, IET Image Process..

[13]  Yong Gan,et al.  Adaptive early termination mode decision for 3D-HEVC using inter-view and spatio-temporal correlations , 2016 .

[14]  Ahmed Ben Atitallah,et al.  Optimization and Implementation on Fpga of the DCT/IDCT Algorithm , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[15]  Jerry D. Gibson,et al.  Low Complexity Video Encoding and High Complexity Decoding for UAV Reconnaissance and Surveillance , 2013, 2013 IEEE International Symposium on Multimedia.

[16]  Anantha Chandrakasan,et al.  Energy and area-efficient hardware implementation of HEVC inverse transform and dequantization , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[17]  Andreja Samcovic,et al.  Mathematical modeling of coding gain and rate-distortion function in multihypothesis motion compensation for video signals , 2015 .

[18]  Benno Stabernack,et al.  FPGA implementation of a full HD real-time HEVC main profile decoder , 2014, IEEE Transactions on Consumer Electronics.

[19]  M N.,et al.  Efficient Integer DCT Architectures for HEVC , 2015 .

[20]  Jooheung Lee,et al.  Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration , 2009, TECS.

[21]  Nouri Masmoudi,et al.  Performance analysis of inter-layer prediction module for H.264/SVC , 2015 .

[22]  P. Yip,et al.  Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[23]  Madhukar Budagavi,et al.  Core Transform Design in the High Efficiency Video Coding (HEVC) Standard , 2013, IEEE Journal of Selected Topics in Signal Processing.

[24]  Athanassios N. Skodras,et al.  A high speed FPGA implementation of the 2D DCT for Ultra High Definition video coding , 2013, 2013 18th International Conference on Digital Signal Processing (DSP).