Variable length packet scheduler algorithm with QoS support

A novel variable length packet scheduling algorithm focused on real output queue reference architecture is presented in this paper. The main features of this packet scheduler development are the Quality of Service (QoS) and variable length packet support. The packet scheduler supports up to eight traffic classes which can be assigned up to two different priorities. The bandwidth assigned to any traffic class is configurable. The packet scheduler has been described and simulated in C++ language under uniform and bursty traffic conditions.

[1]  Nick McKeown,et al.  A Quantitative Comparison of Iterative Scheduling Algorithms for Input-Queued Switches , 1998, Comput. Networks.

[2]  Samuel P. Morgan,et al.  Input Versus Output Queueing on a Space-Division Packet Switch , 1987, IEEE Trans. Commun..

[3]  Lixia Zhang,et al.  Virtual Clock: A New Traffic Control Algorithm for Packet Switching Networks , 1990, SIGCOMM.

[4]  Neil J. Gunther,et al.  Performance of packet-to-cell segmentation schemes in input buffered packet switches , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[5]  Manolis Katevenis,et al.  Multiple priorities in a two-lane buffered crossbar , 2004, IEEE Global Telecommunications Conference, 2004. GLOBECOM '04..

[6]  Eiji Oki,et al.  Dynamic deficit round-robin scheduling scheme for variable-length packets , 2002 .

[7]  Abhay Parekh,et al.  A generalized processor sharing approach to flow control in integrated services networks: the single-node case , 1993, TNET.

[8]  Abhay Parekh,et al.  A generalized processor sharing approach to flow control in integrated services networks: the multiple node case , 1994, TNET.

[9]  Ken Christensen,et al.  A parallel-polled virtual output queued switch with a buffered crossbar , 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).

[10]  Ken Christensen,et al.  An evolution to crossbar switches with virtual output queuing and buffered cross points , 2003 .

[11]  Costas Courcoubetis,et al.  Weighted Round-Robin Cell Multiplexing in a General-Purpose ATM Switch Chip , 1991, IEEE J. Sel. Areas Commun..

[12]  Tsern-Huei Lee,et al.  Packet-based scheduling algorithm for CIOQ switches with multiple traffic classes , 2005, Comput. Commun..

[13]  Manolis Katevenis,et al.  Variable-size multipacket segments in buffered crossbar (CICQ) architectures , 2005, IEEE International Conference on Communications, 2005. ICC 2005. 2005.

[14]  S. Jamaloddin Golestani,et al.  A self-clocked fair queueing scheme for broadband applications , 1994, Proceedings of INFOCOM '94 Conference on Computer Communications.

[15]  H. T. Nguyen,et al.  A neural network implementation of an input access scheme in a high-speed packet switch , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[16]  R. Shreedhar,et al.  Efficient Fair Queuing Using Deficit Round - , 1997 .

[17]  Dan Keun Sung,et al.  High-performance variable-length packet scheduling algorithm for IP traffic , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).